Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-04-28
1999-07-20
Heckler, Thomas M.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
G01R 3128
Patent
active
059251450
ABSTRACT:
An integrated circuit (IC) tester includes a set of nodes providing test access to separate terminals of an IC and each carrying out a sequence of actions at the terminal in response to test vector sequences. Each node includes a low speed vector memory supplying test vectors during the test. A host writes vectors into the vector memories before the test sending them over a common bus to vector write caches within each node. The write caches compensate for access speed limitations of the vector memory. During the test, blocks of vectors are read out of the vector memory at a low rate and written into a high speed read cache array. An instruction processor within each node reads individual vectors read out of the read cache array at a high rate and uses them for controlling test operations at the node during each cycle of the test. The read cache array not only compensates for the low speed vector memory, it also allows the instruction processor to re-use repeated vector patterns, thereby reducing the number of vectors that must be distributed to the nodes.
REFERENCES:
patent: 4495622 (1985-01-01), Charruau
patent: 4862067 (1989-08-01), Brune et al.
patent: 4931723 (1990-06-01), Jeffrey et al.
patent: 4994732 (1991-02-01), Jeffrey et al.
patent: 5245583 (1993-09-01), Li et al.
patent: 5276833 (1994-01-01), Auvinen et al.
patent: 5327570 (1994-07-01), Foster et al.
patent: 5497379 (1996-03-01), Whetsel
patent: 5517666 (1996-05-01), Ohtani et al.
patent: 5613077 (1997-03-01), Leung et al.
patent: 5644581 (1997-07-01), Wu
patent: 5673272 (1997-09-01), Proskauer et al.
patent: 5748642 (1998-05-01), Lesmeister
patent: 5835506 (1998-11-01), Kuglin
Champoux Duane A.
Illes Gregory
Morris Richard B.
Skala Kenneth L.
Credence Systems Corporation
Heckler Thomas M.
LandOfFree
Integrated circuit tester with cached vector memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit tester with cached vector memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit tester with cached vector memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1318220