Integrated circuit memory devices having self-test circuits ther

Details Integrated circuit memory devices having self-test circuits ther Integrated circuit memory devices having self-test circuits ther

1999-02-05

2000-08-22

Elms, Richard

Static information storage and retrieval

Read/write circuit

Testing

36518907, 371 212, G11C 700

Patent

active

06108252&

ABSTRACT:
Integrated circuit memory devices having self test circuits therein may be tested by performing an interleave test on a plurality of memory banks in the memory device, to determine a first test failure and then performing a bank-by-bank test on the plurality of memory banks with all of a plurality of AC parameters set to respective minimum margin conditions, to determine a second test failure. These AC parameters may include a first bank active to first bank active time interval (tRC), a first bank active to first bank read time interval (tRCD), a first bank active to first bank precharge time interval (tRAS), a first bank precharge to first bank active time interval (tRP) and a column address to column address delay time interval (tCCD). A bank-by-bank test is then performed on the plurality of memory banks with all of the plurality of AC parameters set to respective maximum margin conditions, to determine a third test failure. Finally, a bank-by-bank test is performed on the plurality of memory banks with only one of the plurality of AC parameters set to a respective minimum margin condition. This latter step is repeated for each AC parameter and need not be performed unless the first and second test failures occur and the third test failure does not occur.

REFERENCES:
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5383195 (1995-01-01), Spence et al.
patent: 5388104 (1995-02-01), Shirotori et al.
patent: 5416784 (1995-05-01), Johnson
patent: 5533032 (1996-07-01), Johnson
patent: 5535164 (1996-07-01), Adams et al.
patent: 5568437 (1996-10-01), Jamal
patent: 5661729 (1997-08-01), Miyazaki et al.
patent: 5668815 (1997-09-01), Gittinger et al.
patent: 5675545 (1997-10-01), Madhavan et al.
patent: 5734613 (1998-03-01), Gibson
patent: 5742557 (1998-04-01), Gibbins et al.
patent: 5764655 (1998-06-01), Kirihata et al.
patent: 5784323 (1998-07-01), Adams et al.
patent: 5818772 (1998-10-01), Kuge

Affiliated with

Also associated with

Rating

Integrated circuit memory devices having self-test circuits ther does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit memory devices having self-test circuits ther, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit memory devices having self-test circuits ther will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-588650