Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Patent
1998-06-03
2000-04-11
Clark, Sheila V.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Configuration or pattern of bonds
257692, 257773, H01L 2348, H01L 2352
Patent
active
060491361
ABSTRACT:
The present invention is generally directed to a an integrated circuit package having a unique lead configuration, wherein the integrated circuit package is constructed from a die containing an integrated circuit. The die has a plurality of leads for carrying electrical signals to and from the integrated circuit, wherein the plurality of leads are disposed over a bottom side of the die. The package further includes a multi-layer substrate having at least two signal layers. The substrate is juxtaposed against the die and has a plurality of contacts disposed along a top side to align with the leads of the die to carry the electrical signals to conductive paths within the at least two signal layers. The multi-layer substrate has a larger adjoining surface area than the die and further has a plurality of leads disposed across a bottom side for connection with a printed circuit board, the on the bottom side being in communication with the leads of the top side by way of the conductive paths disposed within the substrate. The leads of the die are disposed such that at least two high speed rows of leads are disposed in parallel fashion near the center of the die, wherein the high speed rows are for carrying high frequency electrical signals. At least two sets of low speed rows of leads are disposed in parallel fashion near the sides of the die, and spaced apart from the high speed rows.
REFERENCES:
patent: 4939592 (1990-07-01), Saika et al.
patent: 5119168 (1992-06-01), Misawa
patent: 5420800 (1995-05-01), Fukui
patent: 5475236 (1995-12-01), Yoshizaki et al.
patent: 5686699 (1997-11-01), Chu et al.
patent: 5723908 (1998-03-01), Fichida et al.
patent: 5751557 (1998-05-01), Silva
patent: 5923088 (1999-07-01), Shiue et al.
D'Amato Jerry
Fisher Rory L.
Humphrey Guy H.
Clark Sheila V.
Hewlett--Packard Company
LandOfFree
Integrated circuit having unique lead configuration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having unique lead configuration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having unique lead configuration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1178904