Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-08-28
2001-11-27
Quach, T. N. (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S281000, C438S601000, C438S637000, C438S710000, C438S798000
Reexamination Certificate
active
06323076
ABSTRACT:
TECHNICAL FIELD
The present invention is related generally to semiconductor structures of integrated circuits, and more specifically, to a structure and method of temporarily coupling together semiconductor structures of an integrated circuit.
BACKGROUND OF THE INVENTION
During the manufacture of integrated circuits, electrical components are formed on a semiconductor substrate through a number of process steps. For example, a typical process for forming metal oxide semiconductor (“MOS”) transistors includes the steps of forming an oxide layer on a surface of a silicon substrate and a conductive gate layer on the oxide layer, masking portions of the conductive gate layer, removing unmasked portions of the conductive gate and oxide layers, and doping regions of the silicon substrate exposed by the removed portions of the gate and oxide layers. After the formation of the MOS transistors and other desired components, the resulting structure is patterned to form contact vias over portions of the components. For example, a contact via may be formed over the gate of a MOS transistor. The gate is then coupled by depositing a conductive layer in the contact via to provide interconnection among the components fabricated on the substrate.
After the conductive layer has been deposited, it is masked with a pattern of interconnections, and the unmasked portions of the conductive layer are removed by etching. The portions of the conductive layer remaining after the etch step form the interconnections of the integrated circuit. Several conventional etching techniques may be used to remove the unmasked portions of the conductive layer. Plasma etching is one such technique. The use of plasma etching in the art of semiconductor fabrication is well known, and will not be discussed in detail. A problem associated with plasma etching, in the case where the conductive layer is contacting the gate of the MOS transistor, is damage to the gate oxide resulting from an accumulation of charge on the conductive layer during the plasma etch step. If the accumulating charge creates a sufficient potential difference across the gate oxide, the oxide layer may be damaged, and permanently degrade the performance of the MOS transistor.
One solution currently employed to protect the gate oxide from charge damage is to couple the interconnect tied to the gate of the MOS transistor to a junction diode formed in the semiconductor substrate. In the case of an NMOS transistor, an n-type region is formed in a p-type substrate. The interconnect is coupled to the np-junction diode by exposing the n-type region during the formation of the contact vias, and then masking and etching the subsequently deposited conductive layer to form an interconnect that is coupled to both the gate of the MOS transistor and to the exposed n-type region. The resulting np-junction diode will provide a conductive path on which negative charge accumulated during the plasma etch step may be discharged into the semiconductor substrate. A sufficient accumulation of negative charge will forward bias the np-junction diode. However, if positive charge accumulates, the np-junction diode will be reversed biased. The positive charge will be discharged into the substrate only as a junction leakage current until the reverse breakdown voltage of the diode is exceeded. In reverse breakdown mode, the np-junction diode will act as a nearly fixed voltage source, and dissipate any accumulated positive charge.
The effectiveness of the previously described solution is reduced as the size of the semiconductor structures in an integrated circuit shrink. For example, as the size of a MOS transistor shrinks, the gate and the gate oxide are scaled accordingly. However, the breakdown voltage of the np-junction diode is not scaled as well, resulting in a relatively greater potential present across the gate oxide of the MOS transistor before the breakdown voltage of the np-junction diode is reached. Thus, the risk of the gate oxide being damaged by charge accumulation during a plasma etch step is also greater.
Therefore, there is a need for a semiconductor structure that can effectively protect the gate oxide of a MOS transistor from charging damage encountered during a plasma etch step.
SUMMARY OF THE INVENTION
A sacrificial conductive path is formed in an integrated circuit to temporarily couple together semiconductor structures of the integrated circuit. The sacrificial conductive path includes a sacrificial area that severs the electrical continuity when it is removed. One aspect of the invention employs the sacrificial conductive path to protect an oxide used as a dielectric in a capacitive structure from charge related damage during a plasma etch step. The capacitive structure is typically formed from a conductive layer overlying the oxide. The sacrificial conductive path couples the conductive layer of the capacitive structure to the semiconductor substrate upon which the capacitive structure is formed. Any charge accumulating on a conductive interconnect coupled to the conductive layer during the etch step may be discharged to the semiconductor substrate. The sacrificial area is left exposed through any subsequent layer overlying the sacrificial conductive layer so that the sacrificial area may be removed prior to operating the integrated circuit.
In a complementary MOS transistor structure, a second sacrificial conductive path is employed to temporarily couple a substrate of a first conductivity type to a well region of a second conductivity type. The second sacrificial conductive path also includes a sacrificial area that severs the connection between the substrate and the well when it is removed. In another aspect of the invention, the second conductive path is a semiconductor fuse that is removed by laser trimming. In another aspect of the invention, only the second sacrificial conductive path is used. The gates of the transistor are coupled to both the substrate and the well region through diode connections.
REFERENCES:
patent: 4198696 (1980-04-01), Bertin et al.
patent: 4426658 (1984-01-01), Gontowski, Jr.
patent: 4714949 (1987-12-01), Simmons et al.
patent: 5185291 (1993-02-01), Fischer et al.
patent: 5369054 (1994-11-01), Yen et al.
patent: 5498895 (1996-03-01), Chen
patent: 5519248 (1996-05-01), Yan et al.
patent: 5572061 (1996-11-01), Chen et al.
patent: 5629227 (1997-05-01), Chen
patent: 5661331 (1997-08-01), Hebbeker et al.
patent: 5691234 (1997-11-01), Su et al.
patent: 5702566 (1997-12-01), Tsui
patent: 5760445 (1998-06-01), Diaz
patent: 5825072 (1998-10-01), Yen et al.
patent: 5889307 (1999-03-01), Duesman
patent: 5910452 (1999-06-01), Kang et al.
patent: 5998299 (1999-12-01), Krishnan
patent: 6028324 (2000-02-01), Su et al.
patent: 6034433 (2000-03-01), Beatty
patent: 6060347 (2000-05-01), Wang
Fang and McVittie, “A Model and Experiments for Thin Oxide Damage from Wafer Charging in Magnetron Plasmas,” inIEEE Electron Device Letters 13(6):347-349, 1992.
Shin et al., “Thin Oxide Damage By Plasma Etching and Ashing Processes,” inIEEE/IRPS, pp. 37-41, 1992.
Aum, P. et al., Controlling Plasma Charge Damage in Advanced Semiconductor Manufacturing, IEEE Trans. Electron Devices, vol. 45, No. 3, Mar. 1998, pp. 722-730.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Quach T. N.
LandOfFree
Integrated circuit having temporary conductive path... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having temporary conductive path..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having temporary conductive path... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2614634