Integrated circuit having isolation structures

Details Integrated circuit having isolation structures Integrated circuit having isolation structures

1998-11-06

2001-08-28

Lee, Eddie (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S368000, C257S369000, C257S374000, C438S199000, C438S201000, C438S283000

Reexamination Certificate

active

06281555

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates generally to an integrated circuit having isolation structures and more specifically to an integrated circuit having very shallow trench isolation structures to improve packing density.
BACKGROUND OF THE INVENTION
Electrical isolation of devices on an integrated circuit (IC), such as, transistors disposed on a semiconductor substrate, is critical to the proper functioning of the IC. Current leakage from one device to another, i.e. across the isolation region between the devices, is a persistent problem as ICs become increasingly smaller. Current leakage may occur, e.g., between the drain of one transistor and the source of another in N-channel metal oxide semiconductors (NMOS) or P-channel metal oxide semiconductors (PMOS), or between two sources or two drains in complementary metal oxide semiconductors (CMOS). Problems resulting from current leakage include affecting the state (ON or OFF) of a transistor, causing undesirable DC power dissipation, noise-margin degradation and voltage shift on dynamic nodes. Also, current leakage in the isolation region can escalate latchup, a form of isolation breakdown between the power and ground rails in CMOS and bipolar CMOS (BiCMOS) ICs, typically resulting in permanent circuit failure.
Various isolation technologies have been developed, dating back to the 1960s. One method is Local Oxidation of Silicon (LOCOS) isolation. LOCOS includes growing an oxide barrier from an oxide layer applied beneath a nitride layer over silicon. LOCOS isolation, however, is inadequate for submicron MOSFETs because of the relatively large size of the LOCOS structure. Polybuffered LOCOS (PBL) and shallow-trench refill isolation (STI) are more commonly employed in higher-count devices. PBL includes depositing a polysilicon layer over the pad oxide layer, then applying the nitride layer. The addition of the polysilicon layer provides stress relief during oxide growth to reduce undesirable effects such as “bird's beak.”
Conventional STI processes typically include first etching a relatively shallow trench in the silicon substrate (i.e. 0.3-0.5 microns deep) between two devices, and then refilling the trench with an insulative material. The insulative material is selectively etched so that the insulative material remains in the trench. The insulative material serves to limit the flow of current between the doped regions of adjacent devices on the substrate and inhibits the formation of a parasitic transistor.
When the circuit size scales down even further to the ultra-large scale integrated (ULSI) circuit level, polybuffered LOCOS and conventional STI processes become inadequate. Conventional STI processes require a certain trench depth to achieve sufficient electrical isolation to prevent the above-stated problems. However, conventional plasma etching processes are limited in that the aspect ratio (width/depth) cannot be scaled down aggressively due to limitations in the etching chemistry. Typically, the aspect ratio cannot exceed 1:5 units of width:depth of the trench. Thus, if the ratio of width to depth of the isolation structure cannot be increased due to limitations of conventional etching processes, and the depth of the trench must be at least 0.3 microns deep to adequately reduce leakage, then the width of the trench cannot be reduced under conventional processes to any narrower than about 0.06 microns. Consequently, the packing density of the IC is severely limited by conventional STI processes.
Thus, there is a need for an IC having isolation structures and an improved method of making such an integrated circuit that has very shallow trench isolation structures to facilitate increased packing density of devices on the IC while still maintaining adequate electrical isolation between the devices. Further, there is a need to increase the isolation ability of trench isolation structures without increasing the width of the structures.
SUMMARY OF THE INVENTION
These and other limitations of the prior art are addressed by the present invention which is directed to an integrated circuit having an improved packing density. According to an exemplary embodiment, an integrated circuit is provided on a substrate, the integrated circuit having a plurality of devices on the substrate, each device having a well region and a depth associated therewith. The substrate has a trench structure between two of the devices, the structure having an insulative material portion and an implanted material portion.
The present invention further relates to the above-mentioned integrated circuit, wherein the insulative portion of the trench structure has a depth smaller than the depth of the well regions of the adjacent devices.
According to another exemplary embodiment of the present invention, a shallow trench isolation structure is provided between two devices on an integrated circuit, the structure including an insulative material between the two devices and an implantation region adjacent to the insulative material. The insulative material has a depth smaller than the depth of wells associated with the two devices. The implantation region extends below the depth of the wells associated with the two devices.
According to yet another embodiment of the present invention, an integrated circuit is provided having electrical isolation between a plurality of devices on a substrate, each device having a well region, the well regions having a depth, the integrated circuit being prepared by a process. The process includes applying a layer of resist to the substrate, the resist layer having an aperture at a selected location between the devices; forming a trench in the substrate at the selected location, the trench having a depth smaller than the depth of the well regions of the devices; implanting a material at the selected locations; and providing an insulative material at the selected locations, whereby electrical isolation between the devices is provided.


REFERENCES:
patent: 4092660 (1978-05-01), Blocker, III
patent: 4779127 (1988-10-01), Honjo
patent: 5072267 (1991-12-01), Hattori
patent: 5166768 (1992-11-01), Ito
patent: 5223724 (1993-06-01), Green, Jr.
patent: 5252843 (1993-10-01), Suzuki
patent: 5329138 (1994-07-01), Mitani et al.
patent: 5654570 (1997-08-01), Agnello
patent: 5663092 (1997-09-01), Lee
patent: 5677224 (1997-10-01), Kadosh et al.
patent: 5726084 (1998-03-01), Boyd et al.
patent: 5760451 (1998-06-01), Yu
patent: 5773871 (1998-06-01), Boyd et al.
patent: 5780899 (1998-07-01), Hu et al.
patent: 5854503 (1998-12-01), Hsueh et al.
patent: 5895253 (1999-04-01), Akram
patent: 5914523 (1999-06-01), Bashir et al.
patent: 6097076 (2000-08-01), Gonzalez et al.
patent: 6107128 (2000-08-01), Ishii et al.
patent: 363304661 (1998-12-01), None
patent: 360132343 (1998-12-01), None

Affiliated with

Also associated with

Rating

Integrated circuit having isolation structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit having isolation structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having isolation structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2544970