Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-12-11
1998-10-13
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438918, H01L 21336
Patent
active
058211470
ABSTRACT:
Indium is employed as the shallow portion of a lightly doped drain transistor.
REFERENCES:
patent: 4530150 (1985-07-01), Shirato
patent: 4574467 (1986-03-01), Halfacre et al
patent: 4722909 (1988-02-01), Parillo et al.
patent: 4738934 (1988-04-01), Johnston, Jr. et al.
patent: 4975757 (1990-12-01), Egawa et al.
patent: 5114874 (1992-05-01), Custode
patent: 5134447 (1992-07-01), Ng et al.
patent: 5134448 (1992-07-01), Johnsen et al
patent: 5244823 (1993-09-01), Adan
patent: 5256583 (1993-10-01), Hollinger
patent: 5266510 (1993-11-01), Lee
patent: 5270257 (1993-12-01), Shin
patent: 5328864 (1994-07-01), Yoshizumi et al.
patent: 5330925 (1994-07-01), Lee et al.
patent: 5344790 (1994-09-01), Bryant et al.
patent: 5536962 (1996-07-01), Pfiester
patent: 5593907 (1997-01-01), Anjum et al.
Lin et al., "Sub--100--nm p+- shallow junctions fabricated by group III dual ion implanation and rapid thermal annealing", Applied Physics Letters, 54, (18), May 1, 1989.
Hillenivs et al, A Symmetric Submicron CMOS Technology, pp. 252-255, IEDM, 1986.
Semiconductor Devices-Physics and Technology-"Crystal Growth From the Melt," pp. 307, Date Unknown.
Dorf, Richard C., The Electrical Engineering Handbook, "Integrated Circuits," CRC Press, pp. 581-584 and 1631-1635, Month Unknown, 1993.
Roddy, D., Introduction to Microelectronics, Second Edition, pp. 100-102. Date Unknown.
Wolf, Stanley, Silicon Processing for the VLSI Era, Ion Implantation Equipment, pp. 308-311, Month Unknown, 1990.
Shahidi, G.G. et al, IEEE Electron Devices Letters, Indium Channel Implant for Improved Short-Channel Behavior of Submicrometer NMOSGET's vol. 14, No. 8, Aug. 1993.
Ohguro, T. et al, Tenth Micron p-MOSFET's with Ultra Thin Epitaxial Channel Layer Grown by Ultra High Vacuum CVD, pp. 433-436 Date Unknown.
Hu et al., A Study of Deep Submicron MOSFET Sealing Based on Experiment and Simulation, pp. 669-670, Date Unkown.
VLSI Technology, Second Edition, S.M. Sze, Chapter 8, pp. 327-374, Month Unknown, 1988.
Lebentritt Michael S.
Lucent Technologies - Inc.
Niebling John
LandOfFree
Integrated circuit fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-312857