Integrated circuit capacitor

Details Integrated circuit capacitor Integrated circuit capacitor

1998-01-28

2001-09-25

Lee, Eddie (Department: 2815)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S240000, C438S655000, C438S396000

Reexamination Certificate

active

06294420

ABSTRACT:

RELATED PATENT APPLICATION
This invention is related to concurrently filed applications Ser. No. 09/014484 (TI-21973) and Ser. No. (TI-23343) which are each incorporated herein by reference.
1. Field of the Invention
This invention relates generally to semiconductor devices and specifically to an integrated circuit capacitor and a method of forming a capacitor.
2. BACKGROUND OF THE INVENTION
The increasing density of integrated circuits (e.g., dynamic random access memories) is increasing the need for materials with high dielectric constants to be used in electrical devices such as capacitors. Generally, capacitance is directly related to the surface area of the electrode in contact with the capacitor dielectric, but is not significantly affected by the electrode volume. The current method generally utilized to achieve higher capacitance per unit area is to increase the surface area/unit area by increasing the topography, such as in trench and stack capacitors using SiO
2
or SiO
2
/Si
3
N
4
as the dielectric. This approach becomes very difficult in terms of manufacturability for devices such as the 256 Mbit and 1 Gbit DRAMs.
An alter-native approach is to use a high permittivity dielectric material. Many perovskite, ferroelectric, or high dielectric constant (hereafter abbreviated HDC) materials such as (Ba,Sr)TiO
3
(BST) usually have much larger capacitance densities than standard SiO
2
-Si
3
N
4
-SiO
2
(ONO) capacitors. Various metals and metallic compounds, and typically noble metals such as platinum and conductive oxides such as RuO
2
, have been proposed as the electrodes for these HDC materials.
As an example, Yamamichi et al. teach a (Ba,Sr) only, (BST) based stacked capacitor with a RuO
2
Ru/TiN/TiSix storage node. “An ECR MOCVD (Ba,Sr)TiO
3
based stacked capacitor technology with RuO
2
/Ru/TiN/TiSi
x
storage nodes for Gbit-scale DRAMs,” 1995 IEDM 119. In this process, fully planarized n-type polysilicon plugs were fabricated. Fifty nanometer titanium and 50 nm TiN layers were then deposited using a Ti metal target. This double layer was treated by RTA in N
2
at 700° C. for 30 seconds to form a TiSi
x
silicide layer. Furthermore, a 50-100 nm metal Ru layer was inserted between the RuO
2
and BST deposition.
Unfortunately, the materials which are compatible with HDC dielectrics tend to be difficult to process. For example, Yamamichi et al. teach only a simple block structure of RuO
2
. Much engineering effort has gone into processing materials such as silicon, oxides and nitrides but less common materials have been the subject of less investigation. Accordingly, techniques to deposit and etch materials other than those commonly used are not well known. As a result, it is presently difficult to use HDC materials in anything but the simplest structures.
SUMMARY OF THE INVENTION
The present invention provides an integrated circuit capacitor which can be used in a wide variety of devices including dynamic random access memories (DRAMs). As DRAM dimensions continue to shrink and the density corresponds to increase by factors of four, the storage cell is getting small while the required storage charge remains about the same. Conventional oxynitride (N/O) dielectrics have smaller storage charge per unit area than high dielectric constant materials such as Ta
2
O
5
, Ba
1−x
Sr
x
TiO
3
(BST), SrTiO
3
, and Pb
1−x
Zr
x
TiO
3
(PZT). Thus, metal-insulator-metal (MIM) capacitors using the high dielectric constant materials have been proposed for supplying high storage charge density in a small storage cell. The present invention proposes self-aligned MIM capacitor formation which can be used in conjunction with high dielectric constant materials.
The capacitor formation begins with a base electrode material adjacent an insulating region. This base electrode material can comprise polysilicon or a metal. A layer of a first material, such as a siliciding metal, is formed over the base electrode material as well as the adjacent insulating region. A self-aligned capacitor electrode can then be formed by reacting the first material with the base electrode material and removing unreacted portions of the first material from the insulating region. The capacitor is then completed by forming a dielectric layer over the self-aligned capacitor electrode and a second capacitor electrode over the dielectric layer. Each of the dielectric layer and/or the second capacitor electrode may be aligned with the storage node but do not have to be.
In one specific embodiment, a bottom electrode formed from doped polysilicon is patterned using conventional photoresist and etching. A conformal silicide layer is formed along the bottom electrode (or storage node in a DRAM) through silicidation using rapid thermal anneal (RTA) following a chemical vapor deposition (CVD) metal deposition. The non-silicided metal layer is selectively etched away. A nitridation process using N
2
or NH
3
plus rapid thermal nitridation (RTN) is applied to form a metal nitride conductive layer along the bottom electrode. During this process, a thin SiON layer may consequently be formed on the surface of any adjacent oxide regions. The dielectric and top plate are sequentially deposited on the bottom electrode to form the self-aligned MIM capacitor.
The resultant structure provides a novel integrated circuit capacitor. In one embodiment, this capacitor includes a semiconductor region, a silicide layer disposed on the semiconductor region, a conductive nitride layer disposed on the silicide layer, a dielectric layer disposed on the silicide layer, and a conductive layer disposed on the dielectric layer. A second embodiment capacitor has a first electrode which includes a semiconductor region and a conductive nitride layer disposed on the semiconductor region. The conductive nitride includes a metal silicide.
The present invention discloses a unique process for forming a self-aligned capacitor plate. In addition, this self-aligned electrode has good oxidation resistance and a high work function. For example, conductive nitride electrodes have better oxidation resistance and higher work function than pure metal electrodes. These conductive nitrides can be used as direct capacitor electrodes or electrode diffusion barriers, which are typically needed for BST or PZT deposition. In particular, this self-aligned conductive nitride electrodes are suitable for the Ta
2
O
5
.


REFERENCES:
patent: 5381302 (1995-01-01), Sandhu et al.
patent: 5491103 (1996-02-01), Ahn et al.
patent: 5677226 (1997-10-01), Ishitani
patent: 5920761 (1999-07-01), Jeon
patent: 5981331 (1999-11-01), Tsunemine
patent: 5986301 (1999-11-01), Fukushima et al.
patent: 5994153 (1999-11-01), Nagel et al.
patent: 5998250 (1999-12-01), Andricacos et al.
patent: 6004839 (1999-12-01), Hayashi et al.
patent: 0 697 720 A1 (1996-02-01), None
Patent Abstracts of japan vol. 17, No. 602 (E-1482), Dec. 21, 1993, & JP 05 243487 A, (NEC Corp), Sep. 21, 1993, * Abstract * & US 5,677,226 A (NEC Corp)* col. 4, paragraph 15-paragraph 23; figures*.*
Silicon Processing for the VLSI Era, vol. 1: Process Technology; Wolf, Stanley; 1986, p. 390.*
Patent Abstracts of Japan vol. 18, No. 626 (E-1636), Nov. 29, 1994, & JP 06 244133 A, (Matsushita Electron Corp), Sep. 2, 1994, * Abstract *.

Affiliated with

Also associated with

Rating

Integrated circuit capacitor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit capacitor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit capacitor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2499600