Integrated circuit board with JTAG functions

Details Integrated circuit board with JTAG functions Integrated circuit board with JTAG functions

2011-07-12

2011-07-12

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S742000

Reexamination Certificate

active

07979762

ABSTRACT:
In an integrated circuit board, a plurality of integrated circuits to be checked are connected together in a star shape. Operation clock data for JTAG of each integrated circuit and check data for checking each integrated circuit are stored. When an integrated circuit to be checked is specified, operation clock data for JTAG and check data for the specified integrated circuit are determined. With an operation clock for JTAG according to the determined operation clock data for JTAG, the determined check data is input to the specified integrated circuit. Based on the check data and output data output from the integrated circuit to which this check data is input, the integrated circuit board determines a malfunction in the integrated circuit, and then stores the determination result in a storage device.

REFERENCES:
patent: 6941243 (2005-09-01), Maciona et al.
patent: 7139949 (2006-11-01), Jennion et al.
patent: 7665049 (2010-02-01), Muranaka
patent: 2006/0200715 (2006-09-01), Avery et al.
patent: 2007/0046309 (2007-03-01), LaBerge
patent: 2006-519388 (2006-08-01), None
patent: 2004/079382 (2004-09-01), None
Barr, R.W.; Chen-Huan Chiang; Wallace, E.L.; , “End-to-end testing for boards and systems using boundary scan,” Test Conference, 2000. Proceedings. International , vol., No., pp. 585-592, 2000 doi: 10.1109/TEST.2000.894252 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=894252&isnumber=19342.
Be Van Ngo; Law, P.; Sparks, A.; , “Use of JTAG boundary-scan for testing electronic circuit boards and systems,” AUTOTESTCON, 2008 IEEE , vol., No., pp. 17-22, Sep. 8-11, 2008 doi: 10.1109/AUTEST.2008.4662576 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=4662576&isnumber=4662554.
Tulloss, R.E.; Yau, C.W.; , “BIST and boundary-scan for board level test: test program pseudocode,” European Test Conference, 1989., Proceedings of the 1st , vol., No., pp. 106-111, Apr. 12-14, 1989 doi: 10.1109/ETC.1989.36230 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=36230&isnumber=1513.
“IEEE Standard Test Access Port and Boundary-Scan Architecture,” IEEE Std 1149.1-2001 , vol., No., pp. i-200, 2001 doi: 10.1109/IEEESTD.2001.92950 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=938734&isnumber=20326.

Affiliated with

Also associated with

Rating

Integrated circuit board with JTAG functions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit board with JTAG functions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit board with JTAG functions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2672257