Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1999-09-28
2001-09-11
Lee, Eddie (Department: 2815)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S303000, C438S182000, C438S197000, C438S226000
Reexamination Certificate
active
06287924
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to electronic semiconductor devices, and, more particularly, to transistor structures and fabrication methods for such structures.
The performance of high density integrated circuits depends upon transistor performance, but the scaling down of transistor dimensions makes it difficult to maintain low sheet resistance and low junction leakage for conventional titanium or cobalt self-aligned silicide processes. One of the major problems is that the sheet resistance of very narrow gates has a large range in resistance, which can have a significant impact on circuit performance. The large range in resistance is due to the difficulty in controlling the width of the narrow gates and controlling the self-aligned silicide on these narrow gates. A second problem is the gate silcide shorting to the source/drain silicide over the sidewall spacer as a result of incomplete removal of the metal on the sidewall spacer. An additional problem is that adjacent transistor gates can become shorted because the gate electrode silicide overgrowth may bridge to the next transistor gate. Another major problem is that the source/drain silicidation process can short through the shallow source/drain junctions of very short channel transistors.
Nakahara et al, “Ultra-shallow in-situ-doped raised source/drain structure for sub-tenth micron CMOS”, 1996 Symp VLSI Tech Dig 174-175 improves transistor performance by use of a raised source/drain structure.
SUMMARY OF THE INVENTION
The present invention provides a transistor structure with a raised source/drain combined with a T-shaped gate for a self-aligned silicidation.
This has the advantages of low values of gate resistance with very small resistance variations and very low incidence of gate-to-source/drain shorting as well as gate-to-adjacent-gate shorting.
REFERENCES:
patent: 5168072 (1992-12-01), Moslehi
patent: 5314832 (1994-05-01), Deleonibus
patent: 5352631 (1994-10-01), Sitaram et al.
patent: 5358879 (1994-10-01), Brady et al.
patent: 5496750 (1996-03-01), Moslehi
patent: 5691212 (1997-11-01), Tsai et al.
patent: 5710450 (1998-01-01), Chau et al.
patent: 5824586 (1998-10-01), Wollesen et al.
patent: 5869359 (1999-02-01), Prabhakar
patent: 5920783 (1999-07-01), Tseng et al.
patent: 5937300 (1999-08-01), Sekine et al.
patent: 5953605 (1999-09-01), Kodama
patent: 5994191 (1999-11-01), Xiang et al.
patent: 5998273 (1999-12-01), Ma et al.
patent: 6001697 (1999-12-01), Chang et al.
Chao Chih-Ping
Chen Ih-Chin
Unnikrishnan Sreenath
Violette Katherine E.
Wise Rick L.
Brady W. James
Hoel Carlton H.
Lee Eddie
Richards N. Drew
Telecky , Jr. Frederick J.
LandOfFree
Integrated circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2485309