Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2005-05-24
2005-05-24
Sarkar, Asok Kumar (Department: 2829)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C134S001300, C430S329000, C438S725000, C438S780000, C438S781000
Reexamination Certificate
active
06897162
ABSTRACT:
After ion implantation, thermal ashing is conducted in a high oxygen concentration at a pressure of between about 100 to about 760 Torr at below 700° C. to remove the resist. Since photoresist consists of Carbon (C), Hydrogen (H) and Oxygen (O), the products of reaction of the thermal oxidation of the photoresist include CO2and H2O. Since the process includes a substantial amount of oxygen, the resist can be completely oxidized, thus leaving no residue or other contaminates to remain on the substrate.
REFERENCES:
patent: 5503964 (1996-04-01), Nishina et al.
patent: 6043004 (2000-03-01), Kurimoto
patent: 6231775 (2001-05-01), Levenson et al.
patent: 6410455 (2002-06-01), Kuribayashi et al.
patent: 6599438 (2003-07-01), Levenson et al.
patent: 6616773 (2003-09-01), Kuzumoto et al.
Sang - Hun et al., “Application of Atmospheric Torch Plasma to Resist and Polymer Removals”, Proceedings of the Symposium on Dry process, pp. 103-108, Nov (2000), Tokyo.
Chen Tom
MacPherson Kwok & Chen & Heid LLP
Sarkar Asok Kumar
WaferMasters Inc.
LandOfFree
Integrated ashing and implant annealing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated ashing and implant annealing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated ashing and implant annealing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3455544