Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2006-11-07
2006-11-07
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S720000, C257SE21008, C257SE21508
Reexamination Certificate
active
07132354
ABSTRACT:
An inspection method for a semiconductor device is disclosed. The method includes providing a semiconductor device, performing heat treatment on the semiconductor device, and inspecting the semiconductor device utilizing electron beam to acquire an analysis image. The semiconductor device comprises a substrate, a plurality of gate electrodes protruding on the substrate, a blanket dielectric layer overlying the substrate and gate electrodes, and a plurality of polycrystalline silicon plugs, respectively disposed on the substrate between the gate electrodes, in the dielectric layer. A piping defect is detected by the analysis image showing an area with voltage contrast difference.
REFERENCES:
patent: 6235620 (2001-05-01), Saito et al.
patent: 6331474 (2001-12-01), Hayashi et al.
patent: 6528387 (2003-03-01), Moriyasu et al.
patent: 6753253 (2004-06-01), Takahashi et al.
patent: 6828587 (2004-12-01), Yamazaki et al.
patent: 2004/0185672 (2004-09-01), Polichar et al.
Chen Chia-Yun
Lin Long-Hui
Lo Hsien-Te
Birch & Stewart Kolasch & Birch, LLP
Lebentritt Michael
Powerchip Semiconductor Corp.
Stevenson Andre′
LandOfFree
Inspection methods for a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inspection methods for a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inspection methods for a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3649568