Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Patent
1997-10-08
1999-11-16
Butler, Dennis M
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
713503, G06F 104
Patent
active
059876190
ABSTRACT:
An input signal phase compensation circuit having a monitor mode and a normal operation mode includes a mode switching circuit, a logic gate receiving an internal data signal, a delay circuit connected to the logic gate, and a phase comparator comparing, in the monitor mode, phases of a signal output from the delay circuit and a clock signal, and determining time for delaying an internal clock signal in a variable delay circuit so as to match phases of the both signals. In the normal operation mode, the time is fixed, and data is obtained at phase compensated timing.
REFERENCES:
patent: 5374860 (1994-12-01), Llewellyn
patent: 5621774 (1997-04-01), Ishibashi et al.
patent: 5774001 (1998-06-01), Mozdzen et al.
"Technical Report of the Electrical Society" Sep. 18, 1995, pp. 40-46.
Hamamoto Takeshi
Tsukude Masaki
Butler Dennis M
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Input signal phase compensation circuit capable of reliably obta does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input signal phase compensation circuit capable of reliably obta, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input signal phase compensation circuit capable of reliably obta will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338754