Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-11
2006-04-11
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07028238
ABSTRACT:
An input/output characterization register is provided for characterizing an integrated circuit input or output. The register includes a normal data input, a characterization data input, and a data latch having a latch control input, a latch data input and a latch data output. The normal data input and the characterization data input are multiplexed with the latch data output to the latch data input.
REFERENCES:
patent: 4740970 (1988-04-01), Burrows et al.
patent: 5859860 (1999-01-01), Whetsel
patent: 6629275 (2003-09-01), Pendurkar et al.
patent: 6651200 (2003-11-01), Barahmand et al.
patent: 0 402 134 (1990-06-01), None
patent: 1 357 388 (2004-03-01), None
Jungert H et al: “Standardmassiges Testen Komplexer Systeme” Elektronik, Franzis Verlag GMBH. Munchen, DE. vol. 38, No. 14, Jul. 7, 1989, pp. 96-103, XP000030414.
Waunder C et al: “Boundary Scan A Framework for Structured Design-for-Test” Integration of Test with Design and Manufactring. Washington, Sep. 1-3, 1987, Proceedings of the International Test Conference, Washington, IEEE Comp. Soc. Press, IS.
Korger Peter
Schoner Brian
De'cady Albert
Kerveros James C.
LSI Logic Corporation
Westman Champlin & Kelly
LandOfFree
Input/output characterization chain for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output characterization chain for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output characterization chain for an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3582181