Input/output buffer memory circuit capable of minimizing data tr

Details Input/output buffer memory circuit capable of minimizing data tr Input/output buffer memory circuit capable of minimizing data tr

1997-09-26

1998-11-10

Nelms, David

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

36518903, G11C 1604

Patent

active

058354182

ABSTRACT:
In order to buffer a succession of input data sets to produce a succession of output data sets, an input/output buffer memory circuit includes a plurality of internal memory elements (1), each having a memory capacity capable of memorizing each of the input data sets. An input port (2) and an input control circuit (3) write each of the input data sets in any one of the internal memory elements as an internal data set. At least one random access port (4) carries out a random access to any one of the internal memory elements to subject the internal data set of any one of the internal memory elements to an internal data processing as a processed data set. An output control circuit (6) reads the processed data set out of any one of the internal memory elements and delivers the read data set to an output port (5) as each of the output data sets. A switching control circuit (7) controls the internal memory elements to successively connect each of the internal memory elements to the input control circuit, the random access port, and the output control circuit. Preferably, the switching control circuit periodically switches, at a predetermined time interval, the internal memory elements so as to simultaneously carry out an output control for one of the internal memory elements, the random access to another one of the internal memory elements, and an input control for still another one of the internal memory elements a time in the predetermined time interval.

REFERENCES:
patent: 5065365 (1991-11-01), Hirayama
patent: 5490113 (1996-02-01), Tatosian et al.
patent: 5602781 (1997-02-01), Isobe
Wescon 1993 Conference Recorded Proceedings, 9-93, IEEE, NY USA, pp. 571-579, Smith: "The SARAM, A New Kind of Dual-Port Memory for Communications Now and Beyond"Xp0022063469.
French Search Report dated Apr. 27, 1998.

Affiliated with

Also associated with

Rating

Input/output buffer memory circuit capable of minimizing data tr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input/output buffer memory circuit capable of minimizing data tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output buffer memory circuit capable of minimizing data tr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1524072