Information processor and information processing system...

Details Information processor and information processing system... Information processor and information processing system...

2006-09-19

2006-09-19

Butler, Dennis M. (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Multiple or variable intervals or frequencies

C713S600000

Reexamination Certificate

active

07111187

ABSTRACT:
An information processing system having an original clock oscillator for delivering at least one original clock signal K defined as a first clock signal and a plurality of information processing units supplied with the original clock signal K, wherein each information processing unit comprises clock generating means for generating at least one second clock signal K1which is phase-locked with the original clock signal K and which has a predetermined duty cycle and a logic device whose operation timing is controlled by the second clock signal K1and the operation timing of an interface provided between at least one pair of logic devices is synchronously controlled by the clock signal K1.

REFERENCES:
patent: 3758720 (1973-09-01), Dinn
patent: 3829790 (1974-08-01), Macrander
patent: 3940558 (1976-02-01), Gabbard
patent: 3961269 (1976-06-01), Alvarez
patent: 4079371 (1978-03-01), Shimamura
patent: 4101969 (1978-07-01), Lawson et al.
patent: 4468634 (1984-08-01), Takagi
patent: 4486850 (1984-12-01), Hyatt
patent: 4494196 (1985-01-01), Greet
patent: 4504745 (1985-03-01), Spence
patent: 4519071 (1985-05-01), Miller
patent: 4521893 (1985-06-01), Bellman
patent: 4590439 (1986-05-01), Goggin
patent: 4630193 (1986-12-01), Kris
patent: 4639856 (1987-01-01), Hristich et al.
patent: 4644498 (1987-02-01), Bedard
patent: 4661721 (1987-04-01), Ushiku
patent: 4673891 (1987-06-01), Remy
patent: 4677394 (1987-06-01), Vollmer
patent: 4680779 (1987-07-01), Wakerly
patent: 4689581 (1987-08-01), Talbot
patent: 4692932 (1987-09-01), Denhez
patent: 4719593 (1988-01-01), Threewitt et al.
patent: 4754164 (1988-06-01), Flora
patent: 4761565 (1988-08-01), Kannegundla
patent: 4774686 (1988-09-01), McClary
patent: 4779008 (1988-10-01), Kessels
patent: 4823262 (1989-04-01), Calle
patent: 4829545 (1989-05-01), Guzik
patent: 4847516 (1989-07-01), Fujita
patent: 4862104 (1989-08-01), Muratani
patent: 4864253 (1989-09-01), Zwack
patent: 4890222 (1989-12-01), Kirk
patent: 4893271 (1990-01-01), Davis
patent: 4906944 (1990-03-01), Frerking
patent: 4958092 (1990-09-01), Tanaka
patent: 5095425 (1992-03-01), Hesse
patent: 5133064 (1992-07-01), Hotta et al.
patent: 5451892 (1995-09-01), Bailey
patent: 5542083 (1996-07-01), Hotta et al.
patent: 5974560 (1999-10-01), Hotta et al.
patent: 6675311 (2004-01-01), Hotta et al.
patent: 0113516 (1984-07-01), None
Kazuo Kato, et al, “A Low-Power 128 MHZ VCO for Monolithic PLL IC's” IEEE Journal of Solid State Circuits, 1988, vol. 23, No. 2, pp. 474-479.
Deog-Kyoun-Jeong, “Design of PLL-Based Clock Generation Circuits”, IEEE Journal of Solid State Circuits, 1987, vol. SC-22, No. 2, pp. 255-261.
“A Synchronous Approach for Clocking VLSI Systems”, IEEE Journal of Solid State Circuits, Feb. 1982, SC-17, No. 1, pp. 51-56.
A 130 k-Gate CMOS Mainframe Chip Sets, ISSCC, Session VIII, pp. 86-87.
“A ISMIPS 326 Mircroprocessors”, ISSCC, Session II, 1987, pp. 26-27.
“A Low-Power 128-MHz VCO for Monolithic PLL1C's”, K. Kato, IEEE Journal of Solid-State Circuits, vol. 23, Apr. 1988, pp. 474-479.

Affiliated with

Also associated with

Rating

Information processor and information processing system... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Information processor and information processing system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processor and information processing system... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3606792