Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-08-08
1998-06-02
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711128, 711129, 711137, 711147, 364200, 365227, 39575001, 39575003, G06F 1300
Patent
active
057617155
ABSTRACT:
In a cache memory of a set associative type, a cache-miss rate measuring circuit 140 measures the cache-miss rate during way access operation, the way number control circuit 150 determines the number of ways to be accessed based on a change of the measured cache-miss rate and transfers the determined information about the ways to be accessed to the power control circuit 160. The cache memory controls as follows: When the cache-miss rate is decreased under the condition that the number of ways is reduced, the number of ways to be accessed is changed to the original number of ways and when the cache-miss rates before and after switching of the number of ways are not changed, the number of ways to be accessed is decreased, and power consumption reduced.
REFERENCES:
patent: 4315312 (1982-02-01), Schmidt
patent: 5018061 (1991-05-01), Kishigami et al.
patent: 5283890 (1994-02-01), Petolino, Jr. et al.
patent: 5430683 (1995-07-01), Hardin et al.
patent: 5509135 (1996-04-01), Steely, Jr.
patent: 5625826 (1997-04-01), Atkinson
Kabushiki Kaisha Toshiba
Namazi Mehdi
Swann Tod R.
LandOfFree
Information processing device and cache memory with adjustable n does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing device and cache memory with adjustable n, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing device and cache memory with adjustable n will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1474772