Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-07-31
2010-10-26
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C257S738000
Reexamination Certificate
active
07823096
ABSTRACT:
System, method and program for inductance analysis for reducing time for analysis, to cope with increase in the system size, to achieve high accuracy in the analysis. Information on a power supply plane, in a state in which a beginning point of non-coupled current of return current accompanying a signal current is placed in the vicinity of a signal through-hole on the power supply plane, based on position information of said signal through-hole, is received. Potential distribution in the power supply plane is determined and output. The non-coupled inductance from the signal through-hole to the power supply through-hole in the power supply plane is evaluated. In the potential analysis, non-coupled inductance L from the signal through-hole to the power supply through-hole is represented by resistance R. The relationship that a voltage increment ΔV is represented by the product of the non-coupled inductance L and the rate of time change of the current, ΔV=LΔI/Δt, is replaced by the relationship that the voltage V is represented by the product of resistance R and non-coupled current I, V=R×I. Potential analysis is performed by analyzing two-dimensional heat diffusion in the power supply plane assuming that a heat source is placed at a beginning point of the non-coupled current.
REFERENCES:
patent: 5404310 (1995-04-01), Mitsuhashi
patent: 6557154 (2003-04-01), Harada et al.
patent: 6847907 (2005-01-01), Novotny
patent: 2004/0225487 (2004-11-01), Iwakura et al.
patent: 2005/0017357 (2005-01-01), Iida et al.
patent: 2006/0095876 (2006-05-01), Chandra
patent: 2007/0033553 (2007-02-01), Katagiri et al.
patent: 2001-147952 (2001-05-01), None
patent: 2004-334654 (2004-11-01), None
patent: 2005-19765 (2005-01-01), None
Takashi Iida et al., “Power/ground plane characteristics govered by uncoupled inductance” Denshi Joho Tsushin Gakkai Gijutsu Kenkyu Hokoku, Institute of Electronics, Information and Communication Engineers, Jan. 30, 2004, vol. 103, No. 648, pp. 69-72 (ICD2003-227), Abstract.
Iida Takashi
Isa Satoshi
Katagiri Mitsuaki
Shimizu Hiroya
Elpida Memory Inc.
Sandoval Patrick
Siek Vuthe
Sughrue & Mion, PLLC
LandOfFree
Inductance analysis system and method and program therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inductance analysis system and method and program therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inductance analysis system and method and program therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4179664