Inducement of strain in a semiconductor layer

Details Inducement of strain in a semiconductor layer Inducement of strain in a semiconductor layer

2011-03-01

2011-03-01

Smith, Matthew S (Department: 2823)

Semiconductor device manufacturing: process

Formation of semiconductive active region on any substrate

Amorphous semiconductor

C438S479000, C438S480000, C438S481000, C438S482000

Reexamination Certificate

active

07897493

ABSTRACT:
Strain is induced in a semiconductor layer. Embodiments include inducing strain by, for example, creation of free surfaces.

REFERENCES:
patent: 5089872 (1992-02-01), Ozturk et al.
patent: 5242847 (1993-09-01), Ozturk et al.
patent: 6228694 (2001-05-01), Doyle et al.
patent: 6235568 (2001-05-01), Murthy et al.
patent: 6281532 (2001-08-01), Doyle et al.
patent: 6326664 (2001-12-01), Chau et al.
patent: 6563152 (2003-05-01), Roberds et al.
patent: 6605498 (2003-08-01), Murthy et al.
patent: 6621131 (2003-09-01), Murthy et al.
patent: 6657223 (2003-12-01), Wang et al.
patent: 6703648 (2004-03-01), Xiang et al.
patent: 6743684 (2004-06-01), Liu
patent: 6812086 (2004-11-01), Murthy et al.
patent: 6861318 (2005-03-01), Murthy et al.
patent: 6881632 (2005-04-01), Fitzgerald et al.
patent: 6885084 (2005-04-01), Murthy et al.
patent: 6893936 (2005-05-01), Chen et al.
patent: 6921913 (2005-07-01), Yeo et al.
patent: 7001837 (2006-02-01), Ngo et al.
patent: 7217603 (2007-05-01), Currie et al.
patent: 7256142 (2007-08-01), Fitzgerald
patent: 7408214 (2008-08-01), Bulsara et al.
patent: 7410861 (2008-08-01), Bulsara et al.
patent: 7501351 (2009-03-01), Fitzgerald
patent: 7524740 (2009-04-01), Liu et al.
patent: 2002/0063292 (2002-05-01), Armstrong et al.
patent: 2002/0142524 (2002-10-01), En et al.
patent: 2002/0190284 (2002-12-01), Murthy et al.
patent: 2004/0007724 (2004-01-01), Murthy et al.
patent: 2004/0119101 (2004-06-01), Schrom et al.
patent: 2004/0219726 (2004-11-01), Fitzgerald
patent: 2005/0042849 (2005-02-01), Currie et al.
patent: 2005/0054168 (2005-03-01), Currie et al.
patent: 2005/0106850 (2005-05-01), Fitzgerald et al.
patent: 2006/0189109 (2006-08-01), Fitzgerald
patent: 2006/0275972 (2006-12-01), Fitzgerald et al.
patent: 2007/0145481 (2007-06-01), Tilke et al.
patent: 2007/0190741 (2007-08-01), Lindsay
patent: 2007/0196987 (2007-08-01), Chidambarrao et al.
patent: 2007/0293003 (2007-12-01), Currie et al.
patent: 2007/0293009 (2007-12-01), Currie et al.
patent: 2008/0265299 (2008-10-01), Bulsara et al.
2005 International Technology Roadmap for Semiconductors, pp. 1-62.
Bean et al., “GexSi1−x/Si Strained-Layer Superlattice Grown by Molecular Beam Epitaxy,” J. Vac. Sci. Tech. A, 2(2), pp. 436-440 (1984).
Currie et al., “Carrier Mobilities and Process Stability of Strained Si n and p-MOSFETs on SiGe Virtual Substrates,” J. Vac. Sci & Tech. B, 19:6, pp. 2268-2279 (2001).
Donaton et al., “Design and Fabrication of MOSFETs with a Reverse Embdded SiGe (Rev. e-SiGe) Structure,” 2006 IEDM, pp. 465-468.
Fiorenza et al., “Film Thickness Constraints for Manufacturable Strained Silicon CMOS,” Semicond. Sci. Tech. 19, pp. L4-L8 (2004).
Gannavaram, et al., “Low Temperature (≦800° C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS,” IEEE IEDM Technical Digest, (2000), pp. 437-440.
Ge et al., “Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering,” IEEE IEDM Technical Digest, (2003) pp. 73-76.
Ghani et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors,” IEEE IEDM Technical Digest, (2003), pp. 978-980.
Hamada et al., “A New Aspect of Mechanical Stress Effects in Scaled MOS Devices,” IEEE Transactions on Electron Devices, vol. 38, No. 4 (Apr. 1991), pp. 895-900.
Huang et al., “Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices,” IEEE Electron Device Letters, vol. 17, No. 6 (Jun. 1996), pp. 291-293.
Huang et al., “LOCOS-Induced Stress Effects on Thin-Film SOI Devices,” IEEE Transactions on Electron Devices, vol. 44, No. 4 (Apr. 1997), pp. 646-650.
Huang, et al., “Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si1−xGexSource/Drain”, IEEE Electron Device Letters, vol. 21, No. 9, (Sep. 2000) pp. 448-450.
Iida et al., “Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility,” Solid-State Electronics, vol. 43 (1999), pp. 1117-1120.
Ito et al., “Mechanical Stress Effect on Etch-Stop Nitride and its Impact on Deep Submicron Transistor Design,” IEEE IEDM Technical Digest, (2000), pp. 247-250.
Lochtefeld et al., “Investigating the Relationship Between Electron Mobility and Velocity in Deeply Scaled NMOS via Mechanical Stress,” IEEE Electron Device Letters, vol. 22, No. 12 (2001), pp. 591-593.
Matthews et al., “Defects in Epitaxial Multilayers: I. Misfit Dislocations,” J. Cryst. Growth 27, pp. 118-125 (1974).
Ootsuka et al., “A Highly Dense, High-Performance 130nm node CMOS Technology for Large Scale System-on-a-Chip Applications,” IEEE IEDM Technical Digest, (2000), pp. 575-578.
Ota et al., “Novel Locally Strained Channel Technique for High Performance 55nm CMOS,” IEEE IEDM Technical Digest, (2002), pp. 27-30.
Pidin et al., “MOSFET Current Drive Optimization using Silicon Nitride Capping Layer for 65-nm Technology Node,” 2004 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 54-55.
Rim et al., “Enhanced Hole Mobilities in Surface-channel Strained-Si p-MOSFETs,” 1995 IEDM, pp. 517-520.
Shimizu et al., “Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement,” IEEE IEDM Technical Digest, (2001), pp. 433-436.
Thean et al., “Uniaxial-Biaxial Stress Hybridization for Super-Critical Strained-Si Directly on Insulator (SC-SSOI) PMOS with Different Channel Orientations,” IEEE pp. 1-4 (2005).
Thompson et al., “A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1um2SRAM Cell,” IEEE IEDM Technical Digest, (2002), pp. 61-64.
Thompson et al., “A Logic Nanotechnology Featuring Strained-Silicon,” 25 Electron Dev. Lett. 4, pp. 191-193 (2004).
Tiwari et al., “Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain,” IEEE IEDM Technical Digest, (1997), pp. 939-941.
Uchino, et al., “A Raised Source/Drain Technology Using In-situ P-doped SiGe and B-doped Si for 0.1- μm CMOS ULSIs,” IEEE IEDM Technical Digest, (1997), pp. 479-482.
Yin et al., “Ultrathin Strained-SOI by Stress Balance on Compliant Substrates and FET Performance,” 52 IEEE Trans. on Elec. Dev. 10, pp. 2207-2214 (2005).
Öztürk, et al., “Advanced Si1−xGexSource/Drain and Contact Technologies for Sub-70 nm CMOS,” IEEE IEDM Technical Digest, (2002), pp. 375-378.
Öztürk, et al., “Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si1−xGexSource/Drain Junctions for Nanoscale CMOS,” IEEE IEDM Technical Digest (2003), pp. 497-500.
Öztürk, et al., “Selective Silicon-Germanium Source/Drain Technology for Nanoscale CMOS,” Mat. Res. Soc. Symp. Proc., vol. 717, (2002), pp. C4.1.1-C4.1.12.
Öztürk, et al., “Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology,” Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.
Thean et al., “Performance of super-critical strained-si directly on insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology,” 2005 Symp. on VLSI Tech., Dig. Tech. Papers, pp. 134-135.
Streetman, B.G., et al., “Solid State Electronic Devices,” Crystal Properties and Growth of Semiconductors, Chaper 1, pp. 18-21.

Affiliated with

Also associated with

Rating

Inducement of strain in a semiconductor layer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Inducement of strain in a semiconductor layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inducement of strain in a semiconductor layer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2773408