Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-04-12
2011-04-12
Garber, Charles (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S299000, C257SE21632
Reexamination Certificate
active
07923338
ABSTRACT:
By forming a single spacer element and reducing the size thereof by a well-controllable etch process, a complex lateral dopant profile may be obtained at reduced process complexity compared to conventional triple spacer approaches in forming drain and source regions of advanced MOS transistors.
REFERENCES:
patent: 6180472 (2001-01-01), Akamatsu et al.
patent: 6770540 (2004-08-01), Ko
patent: 7012028 (2006-03-01), Bu et al.
patent: 2002/0192868 (2002-12-01), Kim
patent: 2005/0266639 (2005-12-01), Frohberg et al.
patent: 2006/0246641 (2006-11-01), Kammler et al.
patent: 2007/0202653 (2007-08-01), Hoentschel et al.
“Homogeneous” & “Homogeous”, Merriam-Webster Online Dictionary. https://www.merriam-webster.com/dictionary/homogenous. Last Accessed Sep. 24, 2010.
Translation of Official Communication from German Patent Office for German Patent Application No. 10 2008 016 512.3 dated Oct. 21, 2008.
Boschke Roman
Mowry Anthony
Wiatr Maciej
Garber Charles
Globalfoundries Inc.
Patel Reema
Williams Morgan & Amerson P.C.
LandOfFree
Increasing stress transfer efficiency in a transistor by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Increasing stress transfer efficiency in a transistor by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Increasing stress transfer efficiency in a transistor by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2691184