Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-03-05
2000-02-01
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438254, H01L 218242
Patent
active
060202343
ABSTRACT:
A method is disclosed for increasing the capacitance of high-density DRAM devices by microlithographic patterning. A semiconductor substrate having a MOS transistor comprising a gate and source/drain regions, and a word line and a bit line is provided. A layer of inter-poly oxide is deposited over the substrate and planarized. Contact holes are etched in the oxide layer until the substrate is exposed. A layer of photoresist is next blanket deposited over the substrate. Using microlithographic methods, the photoresist is then patterned with in-line or staggered micron size features and the underlying inter-poly oxide layer is etched using the photoresist as a mask. The resulting inter-poly oxide surface, therefore, acquires the shape of a micro-folded topography having a roughened surface area of many folds larger than the original flat surface. A first conductive layer such as polysilicon is conformally deposited over the microlithoqraphically roughened surface forming the storage electrode of the capacitor which is completed by forming a high dielectric oxide such as ONO over the first polysilicon and then depositing a second polysilicon to form the upper electrode of the capacitor.
REFERENCES:
patent: 5336630 (1994-08-01), Yun et al.
patent: 5387531 (1995-02-01), Rha et al.
patent: 5604148 (1997-02-01), Lur
patent: 5744390 (1998-04-01), Chao
patent: 5763304 (1998-06-01), Tseng
patent: 5879985 (1999-03-01), Gambino et al.
Chen Li-Chun
Hu Ding-Dar
Li Mei-Yen
Ackerman Stephon B.
Saile George O.
Taiwan Semiconductor Manufacturing Company
Tsai Jey
LandOfFree
Increasing capacitance for high density DRAM by microlithography does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Increasing capacitance for high density DRAM by microlithography, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Increasing capacitance for high density DRAM by microlithography will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-937116