Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-03-10
1998-09-08
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438239, 438253, 438665, 438964, H01L 218242
Patent
active
058044817
ABSTRACT:
A method of creating an STC structure, used for high density, DRAM designs, has been developed. The process consists of creating a saw-toothed topography for the top surface of a polysilicon storage node electrode. The saw-toothed topography is obtained by placing intrinsic HSG polysilicon spots on an underlying doped polysilicon layer. Thermal oxidation creates thick silicon oxide regions in areas of exposed doped polysilicon, while thinner silicon oxide regions form in areas in which the intrinsic HSG polysilicon spots are oxidized. Removal of both thick and thinner silicon oxide regions, creates the saw-toothed topography in the polysilicon storage node electrode, resulting in surface area, and capacitance increases.
REFERENCES:
patent: 5254503 (1993-10-01), Kenney
patent: 5256587 (1993-10-01), Jun et al.
patent: 5290729 (1994-03-01), Hayashide et al.
patent: 5447882 (1995-09-01), Kim
patent: 5464791 (1995-11-01), Hirota
patent: 5492848 (1996-02-01), Lur et al.
patent: 5759894 (1998-06-01), Tseng et al.
Ackerman Stephen B.
Bowers Jr. Charles L.
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
Increased capacitor surface area via use of an oxide formation a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Increased capacitor surface area via use of an oxide formation a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Increased capacitor surface area via use of an oxide formation a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1281625