Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-01-11
2011-01-11
Gaffin, Jeffrey A (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07870448
ABSTRACT:
A method of in system diagnostics through scan matrix, and an integrated circuit chip in which the diagnostics are performed, are disclosed. The integrated circuit chip operable in a plurality of Boundary Scan test modes in which at least a part of the circuitry in the integrated circuit chip is tested, the integrated circuit chip comprises a scan matrix controller and an instruction register. The scan matrix controller is provided for partitioning said circuitry into multiple matrices, each of the matrices having a plurality of scan elements. The instruction register is provided for holding instructions for the scan matrix controller for partitioning the chip into said multiple matrices. The scan matrix controller is further arranged to test each of said matrices according to instructions in the instruction register by applying a test signal to the tested part of the circuitry.
REFERENCES:
patent: 4060795 (1977-11-01), Harumiya et al.
patent: 6018815 (2000-01-01), Baeg
patent: 6681359 (2004-01-01), Au et al.
patent: 6829751 (2004-12-01), Shen et al.
patent: 6988232 (2006-01-01), Ricchetti et al.
patent: 7191373 (2007-03-01), Wang et al.
patent: 7437692 (2008-10-01), Oberlaender
patent: 2003/0023941 (2003-01-01), Wang et al.
patent: 2003/0046608 (2003-03-01), Bartenstein et al.
patent: 2005/0262409 (2005-11-01), Wang et al.
patent: 2006/0069974 (2006-03-01), Herrmann et al.
“New IC from Intellitech Facilitates Multi-Board Structural Test, FPGA Configuration and in-the-field System Updates”, Parallel 1149.1 Test and Parallel 1532 Configuration; http://www.intellitech.com/company/ptcpr.asp; pp. 1 and 2; and Dec. 1, 2003.
Stollon, et al., “Multi-Core Embedded Debug for Structured ASIC Systems”, DesignCon 2004, pp. 1-23.
Basappa Jayashri Arsikere
Konda Baalaji Ramamoorthy
Pichamuthu Kenneth
Pothireddy Anil
Gaffin Jeffrey A
Gandhi Dipakkumar
International Business Machines - Corporation
Scully Scott Murphy & Presser
Truelson Roy W.
LandOfFree
In system diagnostics through scan matrix does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In system diagnostics through scan matrix, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In system diagnostics through scan matrix will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2692178