In-situ strip process for polysilicon etching in deep...

Details In-situ strip process for polysilicon etching in deep... In-situ strip process for polysilicon etching in deep...

2008-01-22

2008-01-22

Goudreau, George A. (Department: 1763)

Cleaning and liquid contact with solids

Processes

Including application of electrical radiant or wave energy...

C430S005000, C438S725000, C438S719000, C438S717000, C438S734000, C438S736000, C438S739000

Reissue Patent

active

RE040007

ABSTRACT:
A new method of patterning the polysilicon layer in the manufacture of an integrated circuit device has been achieved. A polysilicon layer is provided overlying a semiconductor substrate. The polysilicon layer may overlie a gate oxide layer and thereby comprise the polysilicon gate for MOS devices. A hard mask layer is provided overlying the polysilicon layer. A resist layer is provided overlying the hard mask layer. The resist layer is patterned to form a resist mask the exposes a part of the hard mask layer. The polysilicon layer is patterned in a plasma dry etching chamber. First, the resist layer is optionally trimmed by etching. Second, the hard mask layer is etched where exposed by the resist mask to form a hard mask that exposes a part of the polysilicon layer. Third, the resist mask is stripped away. Fourth, polymer residue from the resist mask is cleaned away using a chemistry containing CF4gas. Fifth, the polysilicon layer is etched where exposed by the hard mask. After the polysilicon layer is so patterned in the dry plasma etch chamber, the hard mask layer is stripped away to complete the patterning of the polysilicon layer in the manufacture of the integrated circuit device.

REFERENCES:
patent: 5346586 (1994-09-01), Keller
patent: 5382316 (1995-01-01), Hills et al.
patent: 5767018 (1998-06-01), Bell
patent: 5804088 (1998-09-01), McKee
patent: 5885902 (1999-03-01), Blasingame et al.
patent: 5976769 (1999-11-01), Chapman
patent: 6037266 (2000-03-01), Tao et al.
patent: 6130166 (2000-10-01), Yeh
patent: 6156485 (2000-12-01), Tang et al.
patent: 6306560 (2001-10-01), Wang et al.
patent: 6348405 (2002-02-01), Ohuchi

Affiliated with

Also associated with

Rating

In-situ strip process for polysilicon etching in deep... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-situ strip process for polysilicon etching in deep..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-situ strip process for polysilicon etching in deep... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2811586