Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-09-10
2000-10-03
Dutton, Brian
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438253, 438254, 438396, 438238, H01L 218242
Patent
active
061272213
ABSTRACT:
A process for creating a DRAM capacitor structure, comprised of a storage node electrode, featuring an HSG silicon layer, on the surface of the storage node electrode, used to increase capacitor surface area, has been developed. The process features the use of a UHV system, allowing: a pre-clean procedure; an HSG seeding procedure; an anneal procedure used to create an HSG silicon layer; and a silicon nitride deposition; all to be performed in situ, without exposure to air, thus removing, and avoiding, unwanted native oxide layers. This invention allows a nitride--oxide, capacitor dielectric layer, to be formed in situ, in the UHV system, on an underlying storage node electrode structure, which in turn experienced in situ procedures, in the UHV system, resulting in HSG silicon layer, formed after an in situ, pre-clean, an HSG silicon seeding procedure, and an anneal procedure.
REFERENCES:
patent: 5554557 (1996-09-01), Koh
patent: 5597754 (1997-01-01), Lou et al.
patent: 5597756 (1997-01-01), Fazan et al.
patent: 5618747 (1997-04-01), Lou
patent: 5639685 (1997-06-01), Zahurak et al.
patent: 5650351 (1997-07-01), Wu
patent: 5693554 (1997-12-01), Lee
patent: 5696014 (1997-12-01), Figura
patent: 5726085 (1998-03-01), Crenshaw et al.
patent: 5753558 (1998-05-01), Akram et al.
patent: 5792688 (1998-08-01), Tseng
patent: 5804481 (1998-09-01), Tseng
patent: 5817554 (1998-10-01), Tseng
patent: 5837582 (1998-10-01), Su
patent: 5858838 (1999-01-01), Wang et al.
patent: 5899716 (1999-04-01), Tseng
patent: 5913119 (1999-06-01), Lin et al.
patent: 5926719 (1999-07-01), Sung
patent: 5930625 (1999-07-01), Lin et al.
patent: 5933728 (1999-08-01), Sze
patent: 5976945 (1999-10-01), Chi et al.
patent: 5989969 (1999-10-01), Watanabe et al.
patent: 6015733 (2000-01-01), Lee et al.
patent: 6037219 (2000-03-01), Lin et al.
patent: 6037220 (2000-03-01), Lin et al.
patent: 6046082 (2000-04-01), Hirota
patent: 6046093 (2000-04-01), DeBoer et al.
patent: 6057205 (2000-05-01), Wu
Chang Jung-Ho
Chen Hsi-Chuan
Lin Dahcheng
Ackerman Stephen B.
Dutton Brian
Kebede Brook
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
In situ, one step, formation of selective hemispherical grain si does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In situ, one step, formation of selective hemispherical grain si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In situ, one step, formation of selective hemispherical grain si will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-194651