In-situ etch and pre-clean for high quality thin oxides

Details In-situ etch and pre-clean for high quality thin oxides In-situ etch and pre-clean for high quality thin oxides

1999-03-12

2003-06-03

Trinh, Michael (Department: 2822)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S756000, C438S770000, C438S594000

Reexamination Certificate

active

06573141

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates generally to the fabrication of semiconductor devices and in particular to high-quality thin oxides formed on the surface of a semiconductor substrate.
The ability to manufacture high-quality oxides is of extreme importance in the production of semiconductor devices. As the need for ever thinner oxides has increased, the requirement for major improvements to obtain reliable ultra-thin oxide films has become vital. This is especially true in the tunnel oxides of Electrically Erasable Programmable Read-Only Memories (EEPROMs), where the oxide may be less than 100 Å thick. In order to improve these oxides, all phases of their manufacture continue to be examined for possible improvements.
In the silicon wafer production process, manufacturers use many differing procedures: however, these generically follow a standard series of steps including
0. Initial substrate clean
1. EEPROM oxidation
2. Mask and etch
3. Resist strip
4. Oxidation pre-clean
a) SC
1
b) SC
2
5. Form (oxidation) thin oxide
6. Polysilicon or amorphous silicon deposition and doping.
Here SC
1
and SC
2
refer to Standard (also known as RCA) Clean
1
and
2
. SC
1
is used to remove organic materials and traditionally consists of a mixture of NH
4
OH/H
2
O
2
/H
2
O in the concentration ratios of 1:1:5. SC
2
is for removing metallic contaminants, and traditionally is the mixture HCl/H
2
O
2
/H
2
O, again in the concentration ratios of 1:1:5. Various water rinse and drying stages in between these steps are not shown.
Again, this is only the outline of the standard procedure. Due to the importance of high-quality thin oxides, many variations in the etch and pre-clean have been explored. The concentrations and compositions, times and temperatures, and order of steps are all parameters that have been studied and modified searching for improvements. Common variations include also having a HF pre-clean stage in addition to, or replacing, the RCA cleans.
The mask and etch step is done using a photoresist layer. This forms the patterned mask that determines those areas of oxide removed during the etch. The subsequent need to remove this photoresist and provide the cleanest possible surface for the thin gate oxidation is the purpose of the pre-clean. As the stripping of the photoresist is an inherently dirty process, the wafers are typically transferred to an additional piece of equipment to remove the resist layer, then transferred again, usually to a wet deck, for the last pre-clean step. This transference has been considered necessary for the best result during this important cleaning stage. Although this cleaning then takes place in a cleaner environment, the use of different apparatus in steps 2 through 4b unavoidably increases handling of the wafers, exposure to cleanroom air, and sit time between the clean and oxidation. This handling and exposure are detrimental to the wafers. In addition, this transference requires distinct pieces of equipment.
It is the primary object of the present invention to improve the quality of thin oxides by overcoming these limitations resulting from the amount of handling of the wafers, their exposure to cleanroom air, and time delays between clean and oxidation.
It is another object to accomplish these results with a reduction in the amount of apparatus required for processing the silicon wafers.
SUMMARY OF THE INVENTION
These and additional objects are accomplished by the various aspects of the present invention, wherein, briefly and generally, according to one such aspect, the etch and pre-clean processes of forming a high-quality thin oxide are performed in situ. A patterned silicon wafer is placed in the apparatus ready to be etched and is then removed directly to a furnace for a further oxidation step, the wet etch, the photoresist removal, and pre-clean occurring, in a sequential process within a single apparatus. This results in less handling of the wafer, a decrease in processing time, and, consequently, less exposure to cleanroom air. The result is an oxide of higher quality, as expressed in measures such as the charge to break down, Q
BD
, a measure of the maximum charge which may be placed across the oxide layer.
According to another aspect of the present invention, the amount of processing apparatus is reduced. By combining the etch, resist removal, and pre-clean steps, a single apparatus performs these processes in situ, thereby reducing equipment requirements.
In a further aspect, by a suitable choice of parameters and the use of a Buffered Oxide Etchant (BOE), higher wafer yields and reliability are obtained.


REFERENCES:
patent: 4693779 (1987-09-01), Okuhira et al.
patent: 4917123 (1990-04-01), McConnell et al.
patent: 4982753 (1991-01-01), Grebinski et al.
patent: 5288333 (1994-02-01), Tanaka et al.
patent: 5538923 (1996-07-01), Gardner et al.
patent: 5589412 (1996-12-01), Iranmanesh et al.
patent: 5591299 (1997-01-01), Seaton et al.
patent: 5695661 (1997-12-01), Rasmussen et al.
patent: 5744391 (1998-04-01), Chen
patent: 5785875 (1998-07-01), Hawthorne et al.
patent: 5811334 (1998-09-01), Buller et al.
patent: 5817557 (1998-10-01), Baldi
patent: 5869405 (1999-02-01), Gonzalez et al.
patent: 5950645 (1999-09-01), Olesen et al.
patent: 6063712 (2000-05-01), Gilton et al.
Brugge, Hunter B., et al.; “Optimization of pre-gate clean technology for a 0.35 &mgr;m dual-oxide/dual-voltage CMOS process”;Proceedings of SPIE,vol. 3212; Oct. 1-2, 1997; Austin, Texas; pp. 52-60.
Iwamoto, Toshiyuki, et al.; “Influence of carbon contamination on ultra thin gate oxide reliability”,Microelectronic Device and Multilevel Interconnection Technology II,vol. 2875; Oct. 16-17, 1996; Austin, Texas; pp. 207-215.
Cady, W.A. and M. Varadarajan; “RCA Clean Replacement”;Journal of The Electrochemical Society;vol. 143, No. 6; Jun. 1996; pp. 2064-2067.
Lai, Kafai, et al.; “Effects of Surface Preparation on the Electrical and Reliability Properties of Ultrathin Thermal Oxide”;IEEE Electron Device Letters;vol. 15, No. 11; Nov. 1994; pp. 446-448.
Buller, J.F., et al.; “Improved EEPROM Tunnel- and Gate-Oxide Quality By Integration of a Low-Temperature Pre-Tunnel-Oxide RCA SC-1 Clean”;IEEE Semiconductor Manufacturing;vol. 9, No. 3; Aug. 1996; pp. 471-476.

Affiliated with

Also associated with

Rating

In-situ etch and pre-clean for high quality thin oxides does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-situ etch and pre-clean for high quality thin oxides, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-situ etch and pre-clean for high quality thin oxides will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3112708