In-line wire error correction

Details In-line wire error correction In-line wire error correction

2006-08-22

2006-08-22

Ton, David (Department: 2138)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

C714S785000

Reexamination Certificate

active

07096414

ABSTRACT:
An error correction scheme for transmission of electronic data using an in-line error correction where there are no explicit wires for error correction code (ECC) bits. A method for in-line error detection and correction is described which uses0to k wires, and symbols0to n, where information bits and symbols are sent along wires0to k. Before sending an information block along wires0to k, check bits are calculated from the information bits, wherein the check bits are made up of horizontal parity, extended parity and overall parity of the information. The check bits are sent along wires0to k, using the same wires as for the information bits.

REFERENCES:
patent: 4729092 (1988-03-01), Lupton
patent: 5157669 (1992-10-01), Yu et al.
patent: 5517509 (1996-05-01), Yoneda
patent: 5734663 (1998-03-01), Eggenberger
patent: 5768296 (1998-06-01), Langer et al.
patent: 5787095 (1998-07-01), Myers et al.
patent: 6092231 (2000-07-01), Sze
patent: 6147827 (2000-11-01), Southerland et al.
patent: 6223309 (2001-04-01), Dixon et al.
patent: 6473877 (2002-10-01), Sharma
patent: 6961877 (2005-11-01), Si et al.

Affiliated with

Also associated with

Rating

In-line wire error correction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-line wire error correction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-line wire error correction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3711433