In-chip monitoring system to monitor input/output of...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06898750

ABSTRACT:
An in-chip monitoring method and apparatus are disclosed. In one embodiment the apparatus includes a test pad, a transmission gate and a plurality of test components coupled to the transmission gate. The transmission gate is attached to a substrate and adapted to receive a code word uniquely addressed to one of the plurality of test components. In a further embodiment, the transmission gate is further adapted to relay an output of the one of the plurality of test components to the test pad, in response to receipt of the code word.

REFERENCES:
patent: 4947357 (1990-08-01), Stewart et al.
patent: 5115437 (1992-05-01), Welles, II et al.
patent: 5734661 (1998-03-01), Roberts et al.
patent: 5774475 (1998-06-01), Qureshi
patent: 0 639 006 (1995-02-01), None
patent: WO 0133238 (2001-05-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

In-chip monitoring system to monitor input/output of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-chip monitoring system to monitor input/output of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-chip monitoring system to monitor input/output of... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3452376

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.