Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-09-06
2004-10-12
Mulpuri, Savitri (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S303000, C438S524000
Reexamination Certificate
active
06802719
ABSTRACT:
The present invention relates to a method for implanting ions into a surface of a semiconductor structure covered by a layer of insulating material such as silicon oxide.
In UMOS power devices a gate electrode is buried in a trench formed in a semiconductor structure through which current is to be controlled which flows in the vertical direction through the structure adjacent the trench. The gate electrode only partially fills the trench, and walls of the trench above the gate electrode define source regions. The introduction of source dopant to form these regions presents various problems.
In one known UMOS device, a trench is formed in a semiconductor structure so that the trench extends through a P region into an underlying N region. The walls of the trench are then coated with an oxide insulating layer and the trenches are then partially filled with polysilicon to form the gate electrodes. The oxide layer on the trench walls is stripped back to the level of the top of the gate electrode. The upper surface of the structure from which the trenches extend is masked with a layer of oxide which extends towards but stops short of the trench edges. Thus the trench walls above the gate electrode and the surface of the structure immediately adjacent the trenches is exposed. Source dopant is introduced into the exposed surfaces. The source dopant is carried by a gas which coats the exposed surfaces and, to some extent, also delivers dopant to the upper surface of the polysilicon gate.
Gaseous dopant delivery is not easy to use when manufacturing devices which incorporate both power and signal processing components. Such devices therefore are manufactured using an implanted source dopant. One method of source dopant implantation is described in published international patent specification WO 97/00536. This shows the introduction of dopant ions into exposed trench wall surfaces above a polysilicon gate using an ion source producing an ion beam which is inclined to the trench wall surfaces so that ions can be directly implanted into those surfaces. It is noted that large angle implanters are not industry standard and if used will incur added expense. In addition, given that implantation is directly into the exposed silicon surface forming the trench walls, it is necessary to strip away the oxide layer above the polysilicon gate. Stripping the gate oxide from the side walls also etches down into the gate oxide between the polysilicon gate and the silicon structure. The resultant space between the gate and adjacent silicon then needs to be filled with high quality oxide capable of resisting the very intense electric fields generated between the gate polysilicon and the source diffusion. It would be desirable if it was not necessary to strip the trench walls above the polysilicon gate before implantation.
A method of semiconductor device fabrication is described in published international patent specification WO 99/25016 in which large angled implantation is used, implantation being effected through an oxide layer which remains in-situ on the trench walls. This avoids the problems associated with stripping back the oxide layer above the polysilicon gate but does require the use of large angled implantation equipment and therefore associated additional costs.
It is in an object of the present invention to obviate or mitigate the problems outlined above.
According to the present invention, there is provided a method for implanting ions into a surface of a semiconductor structure covered by a layer of insulating material, wherein a beam of ions is directed at a glancing angle to the layer of insulating material such that a substantial proportion of ions which are implanted into the semiconductor structure surface are scattered from the beam by the layer of insulating material.
The beam of ions is preferably directed at a glancing angle to the layer of insulating material.
The term “glancing angle” is used in the present application to indicate a beam angle relative to the surface of the insulating layer which is such that the depth of penetration of ions from the beam through the insulating layer in the direction of the beam is such that an ion which is not scattered by the insulating layer will remain within the insulating layer. Glancing angles will typically be in the range 0 to 10°. Implantation equipment is usually set at 7° from the vertical to avoid channelling effects and therefore standard implantation equipment can be used in accordance with the present invention.
The insulating material may be a layer of oxide, and the invention has particular utility when the surface into which ions are to be implanted is defined by a wall of a trench formed in the semiconductor structure. Preferably, before ion implantation, the trench is partially filled with conductive material electrically insulated from the semiconductor structure. The electrical insulation of the conductive material may be achieved by forming a layer of oxide on the trench walls. That layer of oxide may be removed and replaced by a further layer of oxide, or simply left in-situ, or thinned to provide optimum ion implantation conditions.
Implanted ions may be driven into the semiconductor structure by thermal processing after initial implantation. Some ions implanted into the insulating layer may thus migrate into the underlying structure.
REFERENCES:
patent: 5885878 (1999-03-01), Fujishima et al.
patent: 5904541 (1999-05-01), Rho et al.
patent: 5970344 (1999-10-01), Kubo et al.
patent: 6037231 (2000-03-01), Yang
patent: 6040212 (2000-03-01), Kim
patent: 6171916 (2001-01-01), Sugawara et al.
patent: 6274437 (2001-08-01), Evans
patent: 6316806 (2001-11-01), Mo
patent: 6376314 (2002-04-01), Jerred
patent: 6376315 (2002-04-01), Hshieh et al.
patent: 280 851 (1990-07-01), None
patent: JP 60-247 921 (1985-12-01), None
patent: 61112501 (1987-12-01), None
patent: WO 97/00536 (1997-01-01), None
patent: WO 00/67309 (2000-11-01), None
Foley & Lardner
Mulpuri Savitri
Zetex PLC
LandOfFree
Implantation method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implantation method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implantation method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3277409