Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-03-17
2000-09-19
Bowers, Charles
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438217, 438289, 438291, 438525, H01L 218238
Patent
active
06121096&
ABSTRACT:
A process for forming implanted regions at an optimal location in a semiconductor substrate underneath a patterned polysilicon gate of an MOS transistor. The process includes steps of first providing a semiconductor substrate (e.g. a silicon wafer) with a gate oxide layer on its surface, followed by the formation of a polysilicon gate layer on the gate oxide layer. An additional oxide layer is subsequently formed on the polysilicon gate layer. The resulting structure is then patterned to form a patterned additional oxide layer and a patterned polysilicon gate layer, all of which are subsequently covered by a conformal silicon nitride layer. Next, the conformal silicon nitride layer is anisotropically etched to form spacers on the sidewalls of the patterned structure. After removal of the patterned additional oxide layer, leaving the spacers projecting above the patterned polysilicon gate layer, dopant atoms are implanted through the patterned polysilicon gate layer and into the semiconductor substrate using the spacers as an implant mask. By the proper selection of spacer dimensions, implant energy and implant angle, the portion of the implanted region with the highest dopant atom concentration can be placed at the optimum location (e.g. the lateral edges of LDD extension regions in a channel region and the interface between the gate oxide layer and the channel region). The implanted region then serves as a halo implant region to suppress the drain-induced barrier lowering effect without extensive counterdoping of the LDD extension regions or the creation of parasitic junction capacitance.
REFERENCES:
patent: 5395773 (1995-03-01), Ravindhran
patent: 5474947 (1995-12-01), Chang et al.
patent: 5496750 (1996-03-01), Moslehi
patent: 5514609 (1996-05-01), Chen et al.
patent: 5770506 (1998-06-01), Koh
patent: 5891784 (1999-04-01), Cheung et al.
patent: 5981346 (1999-11-01), Hopper
Bowers Charles
Brewster William M.
National Semiconductor Corporation
LandOfFree
Implant process utilizing as an implant mask, spacers projecting does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implant process utilizing as an implant mask, spacers projecting, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implant process utilizing as an implant mask, spacers projecting will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1072199