Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2008-06-17
2009-11-24
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S729000
Reexamination Certificate
active
07624321
ABSTRACT:
In a first embodiment a TAP of IEEE standard 1149.1 is allowed to commandeer control from a WSP of IEEE standard P1500 such that the P1500 architecture, normally controlled by the WSP, is rendered controllable by the TAP. In a second embodiment (1) the TAP and WSP based architectures are merged together such that the sharing of the previously described architectural elements are possible, and (2) the TAP and WSP test interfaces are merged into a single optimized test interface that is operable to perform all operations of each separate test interface. One approach provides for the TAP to maintain access and control of the TAP instruction register, but provides for a selected data register to be accessed and controlled by either the TAP+ATC or by the discrete CaptureDR, UpdateDR, TransferDR, ShiftDR, and ClockDR WSP data register control signals.
REFERENCES:
patent: 6587979 (2003-07-01), Kraus et al.
patent: 6829730 (2004-12-01), Nadeau-Dostie et al.
patent: 6934897 (2005-08-01), Mukherjee et al.
patent: 7117413 (2006-10-01), Park et al.
patent: 7404129 (2008-07-01), Whetsel
patent: 7409611 (2008-08-01), Whetsel
Marinissen, Erik et al., “Test Protocol Scheduling for Embedded-Core Based System ICs,” 1EEE International Workshop of Testing Embedded Core-Based System-Chips, pp. 5.3-1-5.3-9, 1998.
Towards a Standard for Embedded Core Test: An Example by Marinissen et al. IEEE international Test Conference 1999 on pp. 616-627.
Marinissen et al., “Wrapper Design for Embedded Core Test”, IEEE ITC InternationalTest Conference, pp. 911-920, 2000.
Bassuk Lawrence J.
Brady W. James
Britt Cynthia
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
IEEE 1149.1 and P1500 test interfaces combined circuits and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IEEE 1149.1 and P1500 test interfaces combined circuits and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IEEE 1149.1 and P1500 test interfaces combined circuits and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4141373