Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-06-17
2003-05-06
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06560734
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to testing integrated circuits and particularly relates to testing intellectual property cores formed on integrated circuits.
BACKGROUND OF THE INVENTION
Cost effective integrated circuit or IC testing is very important to IC manufacturers from a profit and loss standpoint. Increases in complexity of ICs are being accompanied by an increasing difficulty to test ICs. New test techniques must be developed to offset increasing IC test cost, otherwise advancements in IC technology may be slowed. One emerging technology that is going to accelerate the complexity of ICs even more is intellectual property cores. These cores will provide highly complex pre-designed circuit functions such as; DSPs, CPUs, I/O peripherals, memories, and mixed signal A/D and D/A functions. These cores will exist in a library and can be selected and placed in an IC to quickly provide a complex circuit function. The low cost testing of ICs containing highly complex core functions will be challenging.
SUMMARY OF THE INVENTION
The way to improve test access to cores embedded within ICs is by providing an addressable test port for each core. The addressable test ports provide the capability of directly addressing a core to be tested and, once addressed, cost effectively testing the core. The addressable test port is scalable, allowing it to increase or decrease its test capabilities, depending upon the type of circuitry contained in the core to be tested.
In particular, this invention provides an integrated circuit comprising functional input and output signal leads, input and output circuits connected to the functional input and output signal leads, core circuitry, and interconnect wires and circuits connecting the input and output circuits and the core circuitry. The integrated circuit further includes an addressable test port for each core circuitry. Each test port is connected to its respective core circuitry and to the interconnect wires and circuits. External test signal leads are connected to each test port.
The test ports are connected to their respective core circuitry by mode, input, output, and control signals. The test ports are connected to the interconnect wires and circuits by an input bus and an input/output bus, and the external test signal leads include a serial input, a serial output and a control bus.
Each test port includes an address register, a test controller, an input port, and an input/output port. The address register connects in series to a serial input lead and a serial output lead. The test controller connects to control bus leads and a mode signal lead connected to the core circuitry. The input port is connected to input bus leads, which are connected to the interconnect wires and circuits, and is connected to input leads that connect to the core circuitry. The input/output port is connected to input/output bus leads, which are connected to the interconnect wires and circuits, and is connected to output leads connected to the core circuitry and a status lead connected to the core circuitry.
The control bus leads include leads for analog inputs/outputs, a test status output, a test protocol input, a test clock input, and a reset input.
The test controller includes a test port state machine and plural test operation state machines connected to leads for a test protocol input and a test clock input and the test port state machine connects to a reset input.
The input port includes a comparator circuit, an input register circuit, a mode and address register circuit, an update register circuit and a decode logic circuit interconnected with one another.
The input/output port includes read enable sequencer circuitry, input buffer circuitry, multiplexer circuitry and input/output buffer circuitry.
REFERENCES:
patent: 4357703 (1982-11-01), Van Brunt
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4710931 (1987-12-01), Bellay et al.
patent: 4857835 (1989-08-01), Whetsel, Jr.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 5001713 (1991-03-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5056094 (1991-10-01), Whetsel
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5453992 (1995-09-01), Whetsel
patent: 5483518 (1996-01-01), Whetsel
patent: 5495487 (1996-02-01), Whetsel, Jr.
patent: 5526365 (1996-06-01), Whetsel
patent: 5544174 (1996-08-01), Abend
patent: 5576980 (1996-11-01), Whetsel
patent: 5610530 (1997-03-01), Whetsel
patent: 5610826 (1997-03-01), Whetsel
patent: 5623500 (1997-04-01), Whetsel, Jr.
patent: 5627839 (1997-05-01), Whetsel
patent: 5677915 (1997-10-01), Whetsel
patent: 5687179 (1997-11-01), Whetsel, Jr. et al.
patent: 5701307 (1997-12-01), Whetsel
patent: 5710779 (1998-01-01), Whetsel
patent: 5715254 (1998-02-01), Whetsel
patent: 5715255 (1998-02-01), Whetsel
patent: 5744949 (1998-04-01), Whetsel
patent: 5802270 (1998-09-01), Ko et al.
patent: 5805792 (1998-09-01), Swoboda et al.
patent: 5841670 (1998-11-01), Swoboda
patent: 5847561 (1998-12-01), Whetsel
patent: 5862152 (1999-01-01), Handly et al.
patent: 5872908 (1999-02-01), Whetsel
patent: 5883524 (1999-03-01), Whetsel
patent: 5887004 (1999-03-01), Walther
patent: 5905738 (1999-05-01), Whetsel
patent: 5907562 (1999-05-01), Wrape et al.
patent: 6046600 (2000-04-01), Whetsel
patent: 6073254 (2000-06-01), Whetsel
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6199182 (2001-03-01), Whetsel
patent: 6223315 (2001-04-01), Whetsel
patent: 6242269 (2001-06-01), Whetsel
patent: 6311302 (2001-10-01), Cassetti et al.
Adshead, Dave, “Embedded Systems: JTAG Accelerates Debugging Process,” Electronic Engineering Times, Jun. 22, 1998, pp 106.
Carbine, Adrian and Feltham, Derek, “Pentium Pro Processor Design for Test and Debug, ” International Test Conference 1997, Nov. 1-6, 1997, pp. 294-303, IEEE Computer Society.
Colwell, Robert P. and Steck, Randy L., “TP 10.4: A 0.6um BiCMOS Processor with Dynamic Execution,” 1995 IEEE International Solid-State Circuits Conference, pp. 176-177.
Gott, Robert A., “Embedded Systems: Debugging Embedded Software,” pp. 71-73, 76, 78, Computer Design, Feb. 1998.
Maunder, Colin, and Beenker, Frans, “Boundary-Scan: A Framework for Structured Design-for-Test,” paper 30.1, International Test Conference 1987 Proceedings.
Sharp, John, “JTAG Emulation Systems Explore Embedded Cores,” pp. 62, Electronic Engineering Times, Jun. 15, 1998.
Whetsel, Lee, “A Standard Test Bus and Boundary Scan Architecture,” pp. 48-59, Texas Instruments Technical Journal, Jul.-Aug. 1988, vol. 5, No. 4.
Whetsel, Lee, “An IEEE 1149.1 Based Logic/Signature Analyzer in a Chip,” International Test Conference 1991 Proceedings, Oct. 26-30, 1991.
Bassuk Lawrence J.
Brady W. James
De'cady Albert
Harris Cynthia
Telecky , Jr. Frederick J.
LandOfFree
IC with addressable test port does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC with addressable test port, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC with addressable test port will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3086171