Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2011-01-11
2011-01-11
Tabone, Jr., John J (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S724000, C714S726000, C714S729000, C714S733000, C324S537000, C324S763010, C324S765010
Reexamination Certificate
active
07870449
ABSTRACT:
A testing circuit has a shift register circuit (76) for storing instruction data for the testing of an integrated circuit core. Each stage of the shift register circuit comprises a first shift register storage element (32) for storing a signal received from a serial input (wsi) and providing it to a serial output (wso) in a scan chain mode of operation, and a second parallel register storage element (38) for storing a signal from the first shift register storage element and providing it to a parallel output in an update mode of operation. The testing circuit further comprises a multiplexer (70) for routing either a serial test input to the serial input (wsi) of the shift register circuit or an additional input (wpi[n]) into the serial input of the shift register circuit (76). In a preferred example, the testing circuit further comprises a control circuit (78) which responds to a specific value of data stored in at least one stage of the shift register to generate an update signal for setting the other shift register stages into the update mode of operation.
REFERENCES:
patent: 6611934 (2003-08-01), Whetsel, Jr.
patent: 6643810 (2003-11-01), Whetsel
patent: 6813738 (2004-11-01), Whetsel, Jr.
patent: 7047467 (2006-05-01), Khu et al.
patent: 7401277 (2008-07-01), Yamada et al.
patent: 7409612 (2008-08-01), Van De Logt et al.
patent: 7506231 (2009-03-01), Chang et al.
patent: 7620866 (2009-11-01), Marinissen et al.
patent: 2003/0101397 (2003-05-01), Whetsel, Jr.
patent: 2004/0199839 (2004-10-01), Whetsel, Jr.
patent: 2005/0204236 (2005-09-01), Whetsel
patent: 2006/0156104 (2006-07-01), Chang et al.
patent: 2008/0034334 (2008-02-01), Laouamri et al.
patent: 2004070395 (2004-08-01), None
patent: 2007049172 (2007-05-01), None
patent: 2007049173 (2007-05-01), None
Fang et al., “Power-Constrained Embedded Memory BIST Architecture”, 2003, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 451-458.
DaSilva et al., “Overview of the IEEE PI500 Standard”, 2003, ITC International Test Conference, pp. 988-997.
Dervisoglu, “A Unified DFT Architecture for use with IEEE 1149.1 and VSINIEEE P1500 Compliant Test Access Controllers”, Jun. 18-22, 2001, DAC 2001, pp. 53-58.
Li, et al., “A Hierarchical Test Scheme for System-on-Chip Designs”, Mar. 4-8, 2002, Design, Automation and Test in Europe Conference and Exhibition (Date'02), pp. 486-490.
Vermaak, H., J; et al “Using the Oscillation Test Method to Test for Delay Faults in Embedded Cores” Africon, 2004. 7th Africon Conference in Africa Gaborone, Botswana. vol. 2, Sep. 15, 2004, pp. 1105-1110.
Waayers, Tom—Institute of Electrical and Electronics Engineers: “An Improved Test Control Architecture and Test Control Expansion for Core-Based System Chips” Proceedings International Test Conference 2003. (ITC). vol. 1, Sep. 30, 2003, pp. 1145-1154.
Benabdenbi, M; et al “Testing Taped Cores and Wrapped Cores With the Same Test Access Mechanism” Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings. Mar. 13, 2001, pp. 150-155.
Marinissen, E., J; et al “Infrastructure for Modular SOC Testing” Custom Integrated Circuits Conference, 2004. Proceedings of the IEEE 2004. Oct. 3, 2004, pp. 671-678.
Vermeulen, B; et al “IEEE 1149.1-Compliant Access Architecture for Multiple Core Debug on Digital System Chips” Proceedings International Test Conference 2002. ITC 2002. Oct. 7, 2002, pp. 55-63.
NXP B.V.
Tabone, Jr. John J
LandOfFree
IC testing methods and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with IC testing methods and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC testing methods and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2742891