Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-09-18
2003-06-24
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S585000, C438S722000, C438S768000
Reexamination Certificate
active
06583014
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to the field of integrated microelectronics devices and, more specifically, to the formation of horizontal surrounding gate MOSFETs, devices having gate electrodes that surround a horizontal channel structure.
2. Description of the Related Art
The gate electrode of the typical metal-oxide-silicon field effect transistor (MOSFET) is formed on the planar surface of a dielectric layer over a doped channel within the mono-crystalline semiconductor substrate beneath the dielectric layer. Well known in the prior art, such a planar MOSFET is shown schematically in FIG.
1
and will be discussed below. The requirements of microelectronics integrated circuitry make other MOSFET geometries advantageous. McDavid et al. (U.S. Pat. No. 5,192,704) teach a method of forming a MOSFET having a vertical cylindrical channel with a gate electrode that surrounds the channel circumferentially. Such a vertical surrounding gate MOSFET, which McDavid et al. term a “filament channel transistor,” allows vertical stacking of transistors and storage capacitors to form densely packaged DRAM circuits. Cho (U.S. Pat. No. 6,204,115 B1) also teaches the formation of a vertical channel MOSFET, called by Cho a “pillar transistor” disposed above a storage capacitor in a DRAM circuit. Clark (U.S. Pat. No. 5,162,250) also teaches the formation of a vertical filament or “pillar” transistor in conjunction with densely packed DRAM elements.
FIG. 2
, which will be discussed below, is a simplified schematic drawing of a vertical channel pillar or filament type MOSFET transistor. As is discussed in the prior art cited above, the formation of such vertical channel transistors presents difficulties as a result of the fact that the channel must be formed outside of the mono-crystalline semiconductor substrate, usually of amorphous or polycrystalline material. This not only presents problems with current leakage in polycrystalline material, but also with the formation of interconnections between the transistor and devices formed within the substrate. However, the surrounding gate electrode has the advantageous property that it can induce a complete inversion of the channel material.
The prior art does not teach the formation of a horizontal surrounding gate MOSFET, which is a geometrical formation in which the gate circumferentially surrounds a cylindrical channel but the channel is horizontally disposed between a source and a drain region. Such a MOSFET structure retains the benefits of a surrounding gate electrode, but lacks the difficult fabrication process associated with vertical channel structures.
SUMMARY OF THE INVENTION
The object of this invention is to provide a method for forming a horizontal surrounding gate MOSFET.
In accord with this object, a horizontal cylindrical channel is formed between a source and drain region disposed on a dielectric (typically an oxide) covered substrate. The formation preferentially begins with a silicon-on-insulator (SOI) wafer and the channel, source and drain region are formed monolithically from an upper silicon layer of the SOI wafer. An isotropic etch of the oxide allows the channel to be suspended above the oxide surface while remaining connected to the source and drain. A gate dielectric is then formed over the surface of the cylindrical channel and a gate electrode is then formed circumferentially over the gate dielectric.
REFERENCES:
patent: 5162250 (1992-11-01), Clark
patent: 5192704 (1993-03-01), McDavid et al.
patent: 5777347 (1998-07-01), Bartelink
patent: 6204115 (2001-03-01), Cho
patent: 2002/0177263 (2002-11-01), Hanafi et al.
Ackerman Stephen B.
Isaac Stanetta
Niebling John F.
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Horizontal surrounding gate MOSFETS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Horizontal surrounding gate MOSFETS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Horizontal surrounding gate MOSFETS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3148975