Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1998-02-12
2000-07-11
Sheiki, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
G06K 1300
Patent
active
060887516
ABSTRACT:
The present invention comprises a computer system with a reconfigurable bus priority arbitration system. The computer system of the present invention includes a master device, a slave device, an arbiter and a reconfigurable bus priority arbitration system, all coupled to a bus. The reconfigurable arbitration system determines said master device's relative priority for bus accesses and is capable of implementing a plurality of linked arbitration priority schemes.
REFERENCES:
patent: 5241632 (1993-08-01), O'Connell et al.
patent: 5560016 (1996-09-01), Fiebrich et al.
patent: 5857083 (1999-01-01), Venkat
patent: 5872936 (1999-02-01), Eckstein
patent: 5884051 (1999-03-01), Schaffer et al.
patent: 5901332 (1999-05-01), Gephardt et al.
patent: 5941979 (1999-08-01), Lentz et al.
patent: 5963560 (1999-10-01), Kalkunte
Sheiki Ayaz R.
VLSI Technology Inc.
Wiley David A.
LandOfFree
Highly configurable bus priority arbitration system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Highly configurable bus priority arbitration system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Highly configurable bus priority arbitration system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-552694