Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
1998-10-23
2001-01-23
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S291000, C438S301000, C438S298000
Reexamination Certificate
active
06177322
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method of manufacturing a high-voltage transistor on a semiconductor substrate. The present invention has particular applicability in manufacturing nonvolatile semiconductor memory devices requiring a high programming voltage.
BACKGROUND ART
Conventional nonvolatile semiconductor memories, such as flash electrically erasable programmable read only memories (Flash EEPROMs), typically comprise a floating gate memory cell, which includes a source region, a drain region and a channel region formed in a semiconductor substrate, and a floating gate formed above the substrate between the channel region and a control gate. One method of programming or erasing a floating gate memory cell, utilizing a phenomenon known as Fowler-Nordheim tunneling, comprises applying a voltage differential, such as about 16 volts to about 23 volts, to the control gate while the channel region is kept at a low voltage, such as about 0 volts to about 2 volts, to force electrons into the floating gate. This movement of electrons is referred to as programming, and the high voltage (i.e., about 16 to about 23 volts) applied to the control gate is known as program voltage. A similar method is employed to erase the memory cell by reversing the direction of bias to force the electrons out of the floating gate.
Flash memory systems conventionally comprise a two-dimensional array of floating gate memory cells. One such array architecture is called NAND architecture, which typically includes several strings, known as NAND strings, of floating gate memory transistors, each transistor coupled to the next transistor in the string by coupling the source of one device to the drain of the next device to form bit lines. A plurality of word lines, perpendicular to the NAND strings, each connect to the control gate of one memory cell of each NAND string.
To supply program voltage on demand to each of the word lines, a CMOS transistor referred to as a “row selector” is employed at one end of each word line. The drain junction of this rowselecting transistor must be able to handle voltages of about 20 volts or higher, typically under gated diode conditions (i.e., with gate grounded). Therefore, in order to attain an acceptable level of performance and reliability, it must exhibit high gated diode breakdown voltage characteristics to avoid junction breakdown. Conventional processing techniques require many separate photolithographic masking steps to manufacture this transistor. The large number of masking steps raises the production cost of the Flash memory device and increases the probability of defects in the finished device.
There exists a need for simplified methodology in manufacturing a high voltage, high performance transistor with fewer processing steps, thereby reducing manufacturing costs and increasing production throughput.
SUMMARY OF THE INVENTION
An advantage of the present invention is a simplified method of manufacturing a high voltage transistor which exhibits high gated diode breakdown voltage.
Additional advantages and other features of the present invention will be set forth in part in the description which follows and in part will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.
According to the present invention, the foregoing and other advantages are achieved in part by a method of manufacturing a semiconductor device, which method comprises isolating a substantially rectilinear active area on a main surface of a semiconductor substrate, the active area comprising a first source/drain region and a second source/drain region separated by a channel region; providing a field implant blocking mask covering the first source/drain region; implanting impurities to form a field implant in the substrate; forming a gate oxide layer over the channel region, providing a threshold voltage implant blocking mask over the first source/drain region; implanting impurities to form a threshold adjust implant in the substrate; forming a gate on the gate oxide layer; and implanting impurities to form a lightly doped junction implant in the substrate.
Additional advantages of the present invention will become readily apparent to those skilled in this art from the following detailed description, wherein only the preferred embodiment of the present invention is shown and described, simply by way of illustration of the best mode contemplated for carrying out the present invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.
REFERENCES:
patent: 4394181 (1983-07-01), Nicholas
patent: 5405788 (1995-04-01), Manning et al.
patent: 5589414 (1996-12-01), Wann et al.
patent: 5679588 (1997-10-01), Choi et al.
patent: 5830790 (1998-11-01), Kim et al.
Chen Pau-Ling
Derhacobian Narbeh
Fang Hao
Thurgate Timothy
Advanced Mictro Devices, Inc.
Trinh Michael
LandOfFree
High voltage transistor with high gated diode breakdown voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage transistor with high gated diode breakdown voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage transistor with high gated diode breakdown voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2522557