Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-14
2006-03-14
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S217000, C257S335000
Reexamination Certificate
active
07011998
ABSTRACT:
The present invention is a high voltage transistor formation method and system that includes a varying or gradient concentration lightly doped drain and source implant region. The lightly doped drain (LDD) implant region has gradient concentration characteristics that provide a higher concentration under a source and drain and lower concentration close to a surface source drain channel formation under a gate. A lightly doped drain tilt implant process is utilized to form a component area (e.g., a transistor source and/or drain area) with gradient doping profiles. The varying concentration profile provides a smooth electrical characteristic transformation between regions that reduces the probability of hot electron generation otherwise associated with electrical fields that cross abrupt changes between different conductivity orientation regions. The higher concentration of the light dopants at the bottom of the source and drain regions also helps reduce the probability of deep junction breakdown.
REFERENCES:
patent: 6107129 (2000-08-01), Gardner et al.
patent: 6107149 (2000-08-01), Wu et al.
patent: 6258680 (2001-07-01), Fulford et al.
patent: 6576965 (2003-06-01), Eikyu et al.
patent: 6580149 (2003-06-01), Tran et al.
patent: 6759288 (2004-07-01), Tran et al.
patent: 2002/0105066 (2002-08-01), Eikyu et al.
Wplf, Stanley; Silicon Processing for the VLSI Era vol. 2: Process Integration; pp. 298-299; 1990; Lattice Press, Sunset Beach, CA.
Ju Dong-Hyuk
Wong Nga-Ching (Alan)
Advanced Micro Devices , Inc.
Fourson George
Toledo Fernando L.
LandOfFree
High voltage transistor scaling tilt ion implant method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High voltage transistor scaling tilt ion implant method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High voltage transistor scaling tilt ion implant method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559501