Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1985-12-04
1989-03-28
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365230, 365221, 365239, 340799, G11C 700
Patent
active
048170542
ABSTRACT:
Multiple bit parallel data serializers are described for accessing data serially through a port at high video data rates. The serializer preferably comprises a buffer array for storing data at a plurality of SRAM memory locations, sense amplifiers for sensing the stored data, an address decoder for selecting a predetermined memory location of the buffer array for data access by the sense amplifiers, a data latch for the latched buffering of data prior to output to the serial port and a control gate for enabling the gated transfer of data between the sense amplifiers and the output latch.
REFERENCES:
patent: 4361869 (1982-11-01), Johnson et al.
patent: 4433394 (1984-02-01), Torii et al.
patent: 4685088 (1987-08-01), Iannucci
Banerjee Pradip
Keswick Paul D.
Advanced Micro Devices , Inc.
Gossage Glenn A.
Hecker Stuart N.
LandOfFree
High speed RAM based data serializers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High speed RAM based data serializers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed RAM based data serializers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1665341