Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-01-02
2009-06-16
Auve, Glenn A (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S107000
Reexamination Certificate
active
07549009
ABSTRACT:
A high-speed PCI interface system with reset function and a reset method thereof are provided. The interface system comprises a host controller chipset, at least one high-speed PCI device and at least one reset signal generator. While a hot reset packet cannot be executed by the high-speed PCI device, the host controller chipset can respectively transmit a trigger signal and a PCI reset signal to each corresponding reset signal generator through a trigger signal line and a PCI reset signal line, and further the reset signal generator operates to generate a basic resetting signal. Finally, the basic resetting signal will be transmitted to the corresponding high-speed PCI device through a basic reset signal line such that the system can be used to operate the basic resetting action without restarting power.
REFERENCES:
patent: 2002/0118204 (2002-08-01), Aleksic et al.
patent: 2006/0164072 (2006-07-01), Ng et al.
patent: 2007/0240018 (2007-10-01), Nalawadi et al.
patent: 2007/0283059 (2007-12-01), Ho et al.
Chen Wen-Yun
Ho Kuan-Jui
Auve Glenn A
Rosenberg , Klein & Lee
Via Technologies Inc.
LandOfFree
High-speed PCI interface system and a reset method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-speed PCI interface system and a reset method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed PCI interface system and a reset method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4052665