High-speed memory arranged for operating synchronously with a mi

Details High-speed memory arranged for operating synchronously with a mi High-speed memory arranged for operating synchronously with a mi

1999-10-07

2000-07-11

Fears, Terrell W.

Static information storage and retrieval

Read/write circuit

Serial read/write

36518902, 36523002, G11C 700

Patent

active

060882808

ABSTRACT:
A synchronous random access memory is arranged to be responsive directly to a system clock signal for operating synchronously with the associated microprocessor. The synchronous random access memory is further arranged to either write-in or read out data in a synchronous burst operation or synchronous wrap operation in addition to synchronous random access operations. The synchronous random access memory device may be fabricated as a dynamic storage device or as a static storage device.

REFERENCES:
patent: 5956274 (1999-09-01), Elliott et al.

Affiliated with

Also associated with

Rating

High-speed memory arranged for operating synchronously with a mi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-speed memory arranged for operating synchronously with a mi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-speed memory arranged for operating synchronously with a mi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-548564