Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-11-04
1998-08-04
Niebling, John
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438303, 438305, 438592, H01L 21336, H01L 213205, H01L 214763
Patent
active
057892989
ABSTRACT:
A method of fabricating a field effect transistor (FET) having an asymmetrical spacer formation includes the steps of forming a gate oxide and a gate electrode on a semiconductor material of a first conductivity type. The gate electrode includes a first and second side edges proximate first and second regions, respectively, of the semiconductor material. Ions of a second conductivity type are implanted to form lightly doped regions extending at least between the first side edge and the first region and at least between the second side edge and the second region, respectively. Blanket layers of oxide and nitride are then formed on the gate electrode and the semiconductor material. The nitride layer is patterned and a first sidewall spacer is formed in a remaining portion of the nitride layer proximate the second side edge. A second blanket layer of oxide is then formed on the first oxide layer and first sidewall spacer. Lastly, second sidewall spacers are formed in the second oxide layer, wherein a first one of the second sidewall spacers includes oxide of a first lateral dimension proximate the first side edge and wherein a second one of the second sidewall spacers is juxtaposed with the first sidewall spacer to form a composite sidewall spacer of a second lateral dimension greater than the first lateral dimension. A novel FET is disclosed also.
REFERENCES:
patent: 5364807 (1994-11-01), Hwang
patent: 5547885 (1996-08-01), Ogoh
patent: 5627807 (1997-05-01), Hsu
patent: 5648286 (1997-07-01), Gardner et al.
patent: 5654215 (1997-08-01), Gardner et al.
patent: 5656518 (1997-08-01), Gardner et al.
"An Asymmetric Sidewall Process for High Performance LDD MOSFET's," IEEE Transactions on Electron Devices, vol. 41, No. 2, PP. 186-189, Feb. 1994.
Gardner Mark I.
Hause Fred
Advanced Micro Devices , Inc.
Balconi-Lamica Michael J.
Booth Richard A.
Drake Paul S.
Niebling John
LandOfFree
High performance mosfet structure having asymmetrical spacer for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance mosfet structure having asymmetrical spacer for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance mosfet structure having asymmetrical spacer for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1176594