Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1994-12-22
1996-02-06
Nelms, David C.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365191, 36518907, 36523008, G11C 700
Patent
active
054901146
ABSTRACT:
A high performance latch for read and write operations in RAM having a Complimentary Interlock circuit that eliminates the need for external timing to the RAM which might limit its high performance operation. For both read and write operations, the complementary interlock circuit extends a latching signal until valid data appears on the read or write data lines, thus preventing a valid data miss.
REFERENCES:
patent: 4573147 (1986-02-01), Aoyama et al.
patent: 4763305 (1988-08-01), Kuo
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4827454 (1989-05-01), Okazaki
patent: 4849935 (1989-07-01), Miyazawa
patent: 5005156 (1991-04-01), Takai
patent: 5051955 (1991-09-01), Kobayashi
patent: 5200926 (1993-04-01), Iwahashi et al.
patent: 5272670 (1993-12-01), Hashimoto
patent: 5287326 (1994-02-01), Hirata
patent: 5289430 (1994-02-01), Tran
patent: 5325330 (1994-06-01), Morgan
patent: 5343428 (1994-08-01), Pilo et al.
patent: 5349566 (1994-09-01), Merritt et al.
patent: 5384504 (1995-01-01), Dickinson et al.
Butler Edward
Goodwin Robert B.
Shah Hemen R.
Tamlyn Robert
International Business Machines - Corporation
Nelms David C.
Niranjan F.
Shkurko Eugene I.
LandOfFree
High performance extended data out does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance extended data out, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance extended data out will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2179964