Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-21
2006-03-21
Luu, Chuong Anh (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S003000
Reexamination Certificate
active
07015088
ABSTRACT:
One or more aspects of the present invention relate to forming a transistor while passivating electrically active defects associated with a top portion of a layer of high-k dielectric material. The layer of high-k dielectric material is utilized to establish a high-k gate dielectric in the transistor. A gate electrode layer is formed over the layer of high-k dielectric material, and is patterned to form a gate structure that includes a gate electrode and the high-k gate dielectric. The electrically active defects are passivated utilizing materials containing dopants that are attracted to and neutralize the defects. The passivated defects thus do not interfere with other transistor doping processes (e.g., forming source and drain regions) and do not adversely affect resulting semiconductor device performance, reliability and yield.
REFERENCES:
patent: 6051865 (2000-04-01), Gardner et al.
patent: 6117739 (2000-09-01), Gardner et al.
patent: 6303520 (2001-10-01), Kwong et al.
patent: 6320238 (2001-11-01), Kizilyalli et al.
patent: 6369430 (2002-04-01), Adetutu et al.
patent: 6800889 (2004-10-01), Takatani et al.
patent: 2002/0081862 (2002-06-01), Rotondaro
patent: 2002/0106536 (2002-08-01), Lee et al.
“Intermixing at the tantalum oxide/silicon interface in gate dielectric structures”, G.B. Alders, D.J. Werder, Y. Chabal, H.C. Lu, E,P. Gusev, E. Garfundel, T. Gustafsson and R.S. Urdahl; 1998 American Institute of Physics, Applied Physics Letters vol. 73, No. 11, Sep. 14, 1998, pp. 1517-1519.
“Silicon Oxynitride Films as a Segue to the High-K Era”, A. Karamcheti, V.H.C. Watt, H.N. Al-Shareef, T.Y. Luo, G.A. Brown, M.D. Jackson and H.R. Huff; Semiconductor Fabtech—12thEdition, no date available, pp. 207-214.
Chambers James J.
Colombo Luigi
Pacheco Rotondaro Antonio Luis
Brady III W. James
Garner Jacqueline J.
Luu Chuong Anh
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
High-K gate dielectric defect gettering using dopants does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-K gate dielectric defect gettering using dopants, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-K gate dielectric defect gettering using dopants will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3593577