Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-03-01
2005-03-01
Nguyen, T. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S003000, C711S113000, C711S201000
Reexamination Certificate
active
06862662
ABSTRACT:
A memory device comprising a compression and decompression engine and a error detection and correction engine connected between a cache memory and a main memory in the same semiconductor chip.
REFERENCES:
patent: 5574879 (1996-11-01), Wells et al.
patent: 5761536 (1998-06-01), Franaszek
patent: 6145069 (2000-11-01), Dye
patent: 6175896 (2001-01-01), Bui
patent: 6279092 (2001-08-01), Franaszek et al.
patent: 6295618 (2001-09-01), Keeth
patent: 6341325 (2002-01-01), Franaszek et al.
patent: 6343354 (2002-01-01), Breternitz, Jr. et al.
patent: 6349372 (2002-02-01), Benveniste et al.
patent: 6353871 (2002-03-01), Benveniste et al.
Micro)n Technology, Inc.
Nguyen T.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
High density storage scheme for semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density storage scheme for semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density storage scheme for semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3387522