Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2001-01-04
2004-10-12
Chaudhuri, Olik (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S638000, C438S723000, C438S724000
Reexamination Certificate
active
06803306
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor structures and manufacturing. More particularly, the present invention relates to the formation of metal-insulator-metal capacitors.
2. Related Art
Advances in semiconductor manufacturing technology have led to the integration of millions of circuit elements, such as transistors, on a single integrated circuit (IC). In order to integrate increasing numbers of circuit elements onto an IC it has been necessary to reduce the dimensions of the various component parts. Not only have interconnect line widths become smaller, but so have the dimensions of metal-oxide-semiconductor field effect transistors and other integrated devices, such as capacitors.
Metal-electrode capacitors are widely used in mixed-signal/radio frequency (RF) ICs for better linearity and higher Q (quality factor) (due to lower electrode resistance). MIM (metal-insulator-metal) capacitors have been commercially available in the standard CMOS (complimentary metal oxide silicon) mixed-signal process with aluminum interconnect, by adding steps to the process flow. However, similar MIM capacitors are being developed for the most advanced copper interconnects, which is replacing the aluminum interconnects in the 0.15 &mgr;m (micrometer=10
−6
) generation and beyond. Due to the uniqueness in the copper damascene process, there is no simple/low-cost way of making MIM capacitors.
What is desired is a method of making copper MIM capacitors using fully compatible CMOS logic process techniques.
SUMMARY OF THE INVENTION
The capacitors made according to the present invention are specially designed for the copper dual-damascene process. These capacitors are fully CMOS logic process compatible. There are no extra process steps required and hence no extra cost.
The invention comprises forming a first copper or copper alloy metal layer in a first dielectric layer over a substrate. An etch stop layer and a second dielectric layer are formed on the first dielectric layer and first metal layer.
A patterned masking layer (known as the via photo resist layer) is formed over the second dielectric layer. The exposed portion of the second dielectric layer is removed, so that a first opening (say, for the capacitor) and a second opening (say, for the via) are formed in the second dielectric layer, thereby exposing portions of the stop layer above a first region and a second region of the first metal layer, respectively.
Another patterned masking layer (known as the metal photo resist layer) is formed such that a further portion of the second dielectric layer and a portion of the stop layer are exposed. The exposed portions of the second dielectric layer and the stop layer are removed, thereby exposing a portion of the second region of the first metal layer. The first and the second openings are filled with a copper or copper alloy thereby forming a second metal layer, wherein a MIM capacitor is formed by the first region of the first metal layer, the stop layer and the filled first opening, and the filled second opening forms a via between the first and second metal layers.
In the advanced CMOS process, there are typically several metal layers. By repeating the above process for multiple layers, a stacked MIM capacitance can form to achieve high density (that is, with high capacitance per unit area.)
These and other objects, advantages and features will become readily apparent in view of the following detailed description of the invention.
REFERENCES:
patent: 5162258 (1992-11-01), Lemnios et al.
patent: 5792704 (1998-08-01), Jun et al.
patent: 5972192 (1999-10-01), Dubin et al.
patent: 5990015 (1999-11-01), Lin et al.
patent: 6048762 (2000-04-01), Hsia et al.
patent: 6081021 (2000-06-01), Gambino et al.
patent: 6225207 (2001-05-01), Parikh
patent: 6297162 (2001-10-01), Jang et al.
patent: 6329234 (2001-12-01), Ma et al.
patent: 1 073 101 (2001-01-01), None
patent: WO 00/46844 (2000-08-01), None
Smith, “Application-Specific Integrated Circuits,” 8thEdition, May, 2000,Chapter 4, Programmable ASICS, 4.1 The Antifuse, pp. 170-174.
Institute of Microelectronics, “Deep Submicron—Advanced RFIC Integration,”IME Strategic Focuses, http://www.ime.org.sg/deep/deep rfic.htm, Jun. 27, 2002, pp. 1-3.
Copy of European Search Report for Appln. No. EP 02 25 0004, Sep. 26, 2003 (date of completion of search), 3 pages.
Broadcom Corporation
Chaudhuri Olik
Nguyen Khiem
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
High density metal capacitor using via etch stopping layer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density metal capacitor using via etch stopping layer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density metal capacitor using via etch stopping layer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3301383