High density chip scale leadframe package and method of...

Details High density chip scale leadframe package and method of... High density chip scale leadframe package and method of...

2008-03-18

2008-03-18

Clark, Jasmine (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Lead frame

With separate tie bar element or plural tie bars

C257S666000, C257S672000, C257S676000, C257SE23031, C257SE23036, C257SE23037, C257SE23043

Reexamination Certificate

active

07345357

ABSTRACT:
An integrated circuit package having a die pad with a first face and a second face, a plurality of inner leads, and a plurality of sides between the first face and the second face. The plurality of inner leads is disposed substantially co-planer with and substantially around the die pad. The package also comprises a plurality of outer leads disposed substantially co-planar with and substantially around the plurality of inner leads and the die pad, so that the sides of each of the plurality of outer leads are offset from the sides of each of the plurality of inner leads. A first adhesive layer disposed on the first face of the die pad and a second adhesive layer disposed on the first faces of each of the plurality of inner leads. An IC chip is coupled to the first face of the die pad through the first adhesive layer and to the plurality of inner leads through the second adhesive layer. The package further comprises wires linking the inner leads and outer leads to the IC chip.

REFERENCES:
patent: 5363279 (1994-11-01), Cha
patent: 5428248 (1995-06-01), Cha
patent: 5486722 (1996-01-01), Sato et al.
patent: 5519251 (1996-05-01), Sato et al.
patent: 5770888 (1998-06-01), Song et al.
patent: 5789280 (1998-08-01), Yokota
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5952711 (1999-09-01), Wohlin et al.
patent: 6166430 (2000-12-01), Yamaguchi
patent: 6177718 (2001-01-01), Kozono
patent: 6433277 (2002-08-01), Glenn
patent: 6444498 (2002-09-01), Huang et al.
patent: 6630371 (2003-10-01), Hembree
patent: 6825062 (2004-11-01), Yee et al.
patent: 6876068 (2005-04-01), Lee et al.
patent: 2003/0020146 (2003-01-01), Yee et al.
Internet Article: Jim Lipman, “New IC Packages really pack in the leads”,EDN Access, Sep. 1, 1997.
Internet Article: Ultra BGA, “Circuitize the Heatsink”,Substrate Technologies, Inc.—Ultra Technology FamilyCopyright © 2002.

Affiliated with

Also associated with

Rating

High density chip scale leadframe package and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High density chip scale leadframe package and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density chip scale leadframe package and method of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2794858