Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-10-03
2009-02-10
Pizarro, Marcos D. (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S597000, C257SE21579
Reexamination Certificate
active
07488682
ABSTRACT:
Interconnect, i.e., BEOL structures comprising at least one thin film resistor that is located at the same level as that of a neighboring conductive interconnect are provided. The present invention also provides a method of fabricating such interconnect structures utilizing processing steps that are compatible with current interconnect processing. Moreover, the inventive method of the present invention provides better technology extendibility in terms of higher density than prior art schemes.
REFERENCES:
patent: 5485138 (1996-01-01), Morris
patent: 6083785 (2000-07-01), Segawa et al.
patent: 6207560 (2001-03-01), Lee
patent: 6232042 (2001-05-01), Dunn et al.
patent: 2004/0027234 (2004-02-01), Hashimoto et al.
patent: 2006/0012052 (2006-01-01), McDevitt et al.
patent: 2006/0163730 (2006-07-01), Matsumoto et al.
patent: 2006/0192286 (2006-08-01), Kanamura
patent: 2007/0040276 (2007-02-01), Yang et al.
Anya Igwe U.
International Business Machines - Corporation
Pizarro Marcos D.
Scully , Scott, Murphy & Presser, P.C.
Yaghmour, Esq. Rosa S.
LandOfFree
High-density 3-dimensional resistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-density 3-dimensional resistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-density 3-dimensional resistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4115962