Hierarchical encoder including timing and data detection devices

Details Hierarchical encoder including timing and data detection devices Hierarchical encoder including timing and data detection devices

1996-12-04

1998-03-10

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Differential sensing

365205, 365190, 365203, 365 49, 327 55, 327 57, G11C 706

Patent

active

057269424

ABSTRACT:
A encoder has a prefetch circuit or a flag data sense circuit built into the priority encoder provided for a CAM block. While a hit signal in the first priority subblock is being encoded, a hit signal in the second priority subblock can be stored in the prefetch circuit. Therefore, the encoding operation is performed without subblock-to-subblock switch time and this makes the encoder best suitable for a large capacity CAM which is required to operate at high speed. Moreover, a semiconductor integrated circuit of the present invention detects the differential current between the current flowing through one signal line and the reference current flowing through the other signal line. Moreover, it can operate as the number detection circuit to detect the number of hit signal in the subblock, and it can operate as the timing control circuit to previously notify the encode termination of the hit signal in the subblock of the encoder described above. Therefore, this semiconductor integrated circuit can allow the encoder to encode very efficiently at high speed. Moreover, a dynamic sense amplifier is able to operate with a great operating margin.

REFERENCES:
patent: 3846766 (1974-11-01), Nojima et al.
patent: 3913075 (1975-10-01), Vitaliev et al.
patent: 4622653 (1986-11-01), McElroy
patent: 4888731 (1989-12-01), Chuang et al.
patent: 4890260 (1989-12-01), Chuang et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4958377 (1990-09-01), Takahashi
patent: 5034919 (1991-07-01), Sasai et al.
patent: 5036486 (1991-07-01), Noguchi et al.
patent: 5101376 (1992-03-01), Noguchi et al.
patent: 5293592 (1994-03-01), Fu et al.
patent: 5602770 (1997-02-01), Ohira
"Design of CMOS VLSI", edited by Tetsuya Iizuka and supervised by Takuo Sugano, Baifukan 1989, pp. 176-177.
Patent Abstracts of Japan, vol. 14, No. 55, 31 Jan. 1990, JP-1280927, Nov. 13, 1989.
Patent Abstracts of Japan, vol. 15, No. 492, 12 Dec. 1991, JP-3212896, Sep. 18, 1991.
G. J. Lipovski, "Dynamic Systolic Associative Memory Chip", IEEE Proceedings on Application Specific Array Processors, CH2920-7/90, 7 Sep. 1990, pp. 481-492.
G. Carlstedt et al., "A Content-Addressable Memory Cell with MNOS Transistors". IEEE Journal of Solid-State Circuits, vol. SC-8, No. 5, Oct. 1973, pp. 338-343.

Affiliated with

Also associated with

Rating

Hierarchical encoder including timing and data detection devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical encoder including timing and data detection devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical encoder including timing and data detection devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-145525