Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1999-02-18
2002-06-18
DeCady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06408413
ABSTRACT:
FIELD OF THE INVENTION
The invention relates generally to evaluation of the functionality of electronic integrated circuits and, more particularly, to improvements in the control and design of test access ports (TAPs) within integrated circuits.
BACKGROUND OF THE INVENTION
The IEEE Standard Test Access Port and Boundary Scan Architecture (IEEE STD 1149.1) is a well known IEEE test standard that provides scan access to scan registers within integrated circuits (ICs), and is hereby incorporated herein by reference.
FIG. 12
shows a schematic of the 1149.1 test logic. The test logic comprises a TAP controller
120
, an instruction register, and plural test data registers. The TAP controller is connected to test mode select (TMS), test clock (TCK), and test reset (TRST*) pins. The TAP controller responds to control input on TCK and TMS to scan data through either the instruction or data registers, via the test data input (TDI) and test data output (TDO) pins. TRST* is an optional pin used to reset or initialize the test logic, i.e. TAP controller, instruction register, and data registers. The inputs to the instruction and data registers are both directly connected to the TDI input pin. The output of the instruction and data registers are multiplexed to the TDO pin. During instruction register scans, the TAP controller causes the multiplexer
121
to output the instruction register on TDO. During data register scans, the TAP controller causes the multiplexer
121
to output the data register on TDO. The instruction scanned into the instruction register selects which one of the plural data registers will be scanned during a subsequent data register scan operation. When the TAP controller is scanning data through the instruction or data registers, it outputs control to enable the output stage to output data from the TDO pin, otherwise the TAP controller disables the output stage.
FIG. 13
shows how four ICs, each IC including the TAP controller, instruction register, and data registers of
FIG. 12
, would be connected at the board level for serial data transfer (TDI, TDO) and parallel control (TMS, TCK).
FIG. 14
shows the state diagram operation of the
FIG. 12
TAP controller. The TAP controller is clocked by TCK and responds to TMS input to transition between its states. The logic state of TMS is shown beside the paths connecting the states of FIG.
14
. The Test Logic Reset state is where the TAP controller goes to in response to a power up reset signal, a low on TRST*, or an appropriate TMS input sequence. From Test Logic Reset the TAP controller can transition to the Run Test/Idle state. From the Run Test/Idle state the TAP controller can transition to the Select DR Scan state. From the Select DR Scan state, the TAP controller can transition into a data register scan operation or to the Select IR scan state. If the transition is to the data register scan operation, the TAP controller transitions through a Capture DR state to load parallel data into a selected data register, then shifts the selected data register from TDI to TDO during the Shift DR state. The data register shift operation can be paused by transitioning to the Pause DR state via the Exit
1
DR state, and resumed by returning to the Shift DR state via the Exit
2
DR state. At the end of the data register shift operation, the TAP controller transitions through the Update DR state to update (output) new parallel data from the data register and thereby complete the data register scan operation. From the Update DR state, the TAP controller can transition to the Run Test/Idle state or to the Select DR Scan state.
If the Select IR Scan state is entered from the Select DR Scan state, the TAP controller can transition to the Test Logic Reset state or transition into an instruction register scan operation. If the transition is to an instruction register scan operation, Capture IR, Shift IR, optional Pause IR, and Update IR states are provided analogously to the states of the data register scan operation. Next state transitions from the Update IR state can be either the Run Test/Idle state or Select DR Scan state. If the TAP controller transitions from the Select IR Scan state into the Test Logic Reset state, the TAP controller will output a reset signal to reset or initialize the instruction and data registers.
FIG. 15
shows that state transitions of the
FIG. 12
TAP controller occur on the rising edge of the TCK and that actions can occur on either the rising or falling edge of TCK while the TAP controller is in a given state.
The term TAP referred to hereafter will be understood to comprise a TAP controller, an instruction register, test data registers, and TDO multiplexing of the general type shown in
FIG. 12
, but differing from
FIG. 12
according to novel features of the present invention described with particularity herein. The 1149.1 standard was developed with the understanding that there would be only one TAP per IC. Today, ICs may contain multiple TAPs. The reason for this is that ICs are being designed using embedded megamodule cores which contain their own TAPs. A megamodule is a complete circuit function, such as a DSP, that has its own TAP and can be used as a subcircuit within an IC or as a standalone IC. An IC that contains multiple megamodules therefore has multiple TAPs.
SUMMARY OF THE INVENTION
In example
FIG. 1
, an IC
10
containing four TAPs is shown. TAP
1
is shown connected to the boundary scan register (BSR) to provide the 1149.1 standard's conventional board level interconnect test capability. TAP
1
can also be connected to other circuitry within the IC that exists outside the megamodules. TAP
2
is an integral part of megamodule MM
1
. Likewise TAP
3
and TAP
4
are integral parts of megamodules MM
2
and MM
3
. Each TAP of
FIG. 1
includes a conventional 1149.1 TAP interface
11
for transfer of control (TMS, TCK and TRST) and data (TDI and TDO) signals. However, the 1149.1 standard is designed for only one TAP to be included inside an IC, and for the 1149.1 TAP interface of this one TAP to be accessible externally of the IC at terminals (or pins) of the IC for connection via 1149.1 test bus
13
to an external test controller.
It is therefore desirable to provide an architecture wherein all TAPs of an IC can be controlled and accessed from an external 1149.1 test bus via a single externally accessible 1149.1 TAP interface.
The present invention provides an architecture which permits plural TAPs to be selectively accessed and controlled from a single 1149.1 TAP interface. The invention further provides access to a single register via any selected one of a plurality of TAPs. The invention further provides a TAP controller whose state machine control can be selectively overridden by an externally generated override signal which drives the state machine synchronously to a desired state. The invention further provides a TAP instruction which is decodable to select an external data path. Also according to the invention, sequential access of TAPs from a single 1149.1 TAP interface permits test operations associated with different TAPs to timewise overlap each other. The invention further provides first and second TAPs, wherein the TAP controller of the second TAP assumes a predetermined state responsive to the TAP controller of the first TAP progressing through a predetermined sequence of states.
REFERENCES:
patent: 4357703 (1982-11-01), Van Brunt
patent: 4602210 (1986-07-01), Fasang et al.
patent: 4710931 (1987-12-01), Bellay et al.
patent: 4857835 (1989-08-01), Whetsel, Jr.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 5001713 (1991-03-01), Whetsel
patent: 5056093 (1991-10-01), Whetsel
patent: 5056094 (1991-10-01), Whetsel
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 5453992 (1995-09-01), Whetsel
patent: 5483518 (1996-01-01), Whetsel
patent: 5495487 (1996-02-01), Whetsel, Jr.
patent: 5526365 (1996-06-01), Whetsel
patent: 5544174 (1996-08-01), Abend
patent: 5576980 (1996-11-01), Whetsel
patent: 5592493 (1997-01-01), Crouch et a
Bassuk Lawrence J.
Brady W. James
Chase Shelly A
DeCady Albert
Telecky , Jr. Frederick J.
LandOfFree
Hierarchical access of test access ports in embedded core... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical access of test access ports in embedded core..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical access of test access ports in embedded core... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2921193