Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2006-11-21
2006-11-21
Potter, Roy Karl (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S758000
Reexamination Certificate
active
07138717
ABSTRACT:
A cap nitride stack which prevents etch penetration to the HDP nitride while maintaining the electromigration benefits of HDP nitride atop Cu. In one embodiment, the stack comprises a first layer of HDP nitride and a second layer of a Si—C—H compound disposed over the first layer. The Si—C—H compound is for example BLoK, or N-BLoK (Si—C—H—N), and is selected from a group of materials that has high selectivity during via RIE such that RIE chemistry from the next wiring level does not punch through. Carbon and nitrogen are the key elements. In another embodiment, the stack comprises a first layer of HDP nitride, followed by a second layer of UVN (a plasma nitride), and a third layer comprising HDP nitride disposed over the second layer.
REFERENCES:
patent: 6043152 (2000-03-01), Chang et al.
patent: 6080529 (2000-06-01), Ye et al.
patent: 6099701 (2000-08-01), Liu et al.
patent: 6107188 (2000-08-01), Liu et al.
patent: 6127238 (2000-10-01), Liao et al.
patent: 6153523 (2000-11-01), Van Ngo et al.
patent: 6162583 (2000-12-01), Yang et al.
patent: 6211061 (2001-04-01), Chen et al.
patent: 6218732 (2001-04-01), Russell et al.
patent: 6225210 (2001-05-01), Ngo et al.
patent: 6235633 (2001-05-01), Jang
patent: 6261951 (2001-07-01), Buchwalter et al.
patent: 6265779 (2001-07-01), Grill et al.
patent: 6365506 (2002-04-01), Chang et al.
patent: 6376353 (2002-04-01), Zhou et al.
patent: 6441491 (2002-08-01), Grill et al.
patent: 6737747 (2004-05-01), Barth et al.
patent: 2001/0000155 (2001-04-01), Huang et al.
patent: 2001/0002333 (2001-05-01), Huang et al.
patent: 2001/0002731 (2001-06-01), Ueda
patent: 2001/0003064 (2001-06-01), Ohto
patent: 1111843 (1989-04-01), None
patent: 2001015480 (2001-01-01), None
patent: 2001053076 (2001-02-01), None
patent: WO 99/33102 (1999-07-01), None
patent: WO 00/19523 (2000-06-01), None
Soo Genn Lee et al., “Low Dielectric Constant 3MS a-SIC:H as Cu Diffusion Barrier Layer in Cu Dual Damascene Process,” Japanese Journal of Applied Physics, Part 1, vol. 40, No. 4B, pp. 2663-2668, Apr. 2001. R.D. Goldblatt et al., “A High Performance 0.13 μm Copper BEOL Technology with Low-k Dielectric,” Proceedings of the IEEE 2000 International Interconnect Technology Conference, pp. 261-263, Jun. 5-7, 2000.
J. Yota et al., “Comparison Between HDP CVD and PECVD Silicon Nitride for Advanced Interconnect Applications,” Proceedings of the IEEE 2000 International Interconnect Technology Conference, pp. 76-78, Jun. 5-7, 2000.
Conti Richard A.
Eng Chung-Ping
Nicholls Matthew C.
Wang Yun-Yu
Jaklitsch Lisa U.
Potter Roy Karl
LandOfFree
HDP-based ILD capping layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with HDP-based ILD capping layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and HDP-based ILD capping layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3680506