Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-07-26
2011-07-26
Ton, David (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S020000
Reexamination Certificate
active
07987407
ABSTRACT:
A data processor includes a cache record error storage and a hard error storage having at least one record error storage and at least one hard error record, respectively, both for keeping track of errors detected when accessing cache records. When an error is first detected, one of the error records in the cache record error storage is allocated to store a cache record identifier for that cache record, and an associated count value is set to a first value. If an error is detected when accessing a cache record, a correction operation is performed in respect of that currently accessed cache record, and access to that currently accessed cache record is then re-performed. If the count value reaches a predetermined threshold value, then the cache record identifier is moved from the cache record error storage to an error record of the hard error storage.
REFERENCES:
patent: 3781796 (1973-12-01), Smith
patent: 4506362 (1985-03-01), Morley
patent: 5119485 (1992-06-01), Ledbetter et al.
patent: 5835504 (1998-11-01), Balkin et al.
patent: 6014756 (2000-01-01), Dottling et al.
patent: 6539503 (2003-03-01), Walker
patent: 6832329 (2004-12-01), Ahrens et al.
patent: 6892159 (2005-05-01), Weiss et al.
patent: 6948094 (2005-09-01), Schultz et al.
patent: 7328391 (2008-02-01), Hart et al.
patent: 2007/0094569 (2007-04-01), Thayer et al.
patent: 2008/0201441 (2008-08-01), Bodic et al.
patent: 2009/0164727 (2009-06-01), Penton et al.
Bondavalli et al., “Discriminating Fault Rate and Persistency to Improve Fault Treatment”,Proceedings of the 27thInternational Symposium on Fault-Tolerant Computing, 1997, 9 pages.
Constantinescu, “Impact of Deep Submicron Technology on Dependability of VLSI Circuits”,IEEE, 2002, 5 pages.
Lee et al., “Performance of Graceful Degradation for Cache Faults”,IEEE Computer Society Annual Symposium on VLSI, 2007, 7 pages.
Bossen et al., “Power4 System Design for High Reliability”,IEEE, 2002, pp. 16-24.
J.W. McPherson, “Reliability Challenges for 45nm and Beyond”DAC 2006, Jul. 2006, pp. 176-181.
Gille Damien Rene
Orion Luc
ARM Limited
Nixon & Vanderhye P.C.
Ton David
LandOfFree
Handling of hard errors in a cache of a data processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Handling of hard errors in a cache of a data processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handling of hard errors in a cache of a data processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2709431